US20150046766A1 - Data processing apparatus and data processing method - Google Patents

Data processing apparatus and data processing method Download PDF

Info

Publication number
US20150046766A1
US20150046766A1 US14/386,868 US201414386868A US2015046766A1 US 20150046766 A1 US20150046766 A1 US 20150046766A1 US 201414386868 A US201414386868 A US 201414386868A US 2015046766 A1 US2015046766 A1 US 2015046766A1
Authority
US
United States
Prior art keywords
parity check
bits
code
check matrix
column
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US14/386,868
Other languages
English (en)
Inventor
Yuji Shinohara
Makiko YAMAMOTO
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Saturn Licensing LLC
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Assigned to SONY CORPORATION reassignment SONY CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: YAMAMOTO, MAKIKO, SHINOHARA, YUJI
Publication of US20150046766A1 publication Critical patent/US20150046766A1/en
Assigned to SATURN LICENSING LLC reassignment SATURN LICENSING LLC ASSIGNMENT OF THE ENTIRE INTEREST SUBJECT TO AN AGREEMENT RECITED IN THE DOCUMENT Assignors: SONY CORPORATION
Priority to US15/935,760 priority Critical patent/US10530389B2/en
Priority to US16/696,746 priority patent/US11177832B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/033—Theoretical methods to calculate these checking codes
    • H03M13/036—Heuristic code construction methods, i.e. code construction or code search based on using trial-and-error
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105—Decoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/1177—Regular LDPC codes with parity-check matrices wherein all rows and columns have the same row weight and column weight, respectively
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
    • H03M13/255—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
    • H03M13/2707—Simple row-column interleaver, i.e. pure block interleaving
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
    • H03M13/271—Row-column interleaver with permutations, e.g. block interleaving with inter-row, inter-column, intra-row or intra-column permutations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/35—Unequal or adaptive error protection, e.g. by providing a different level of protection according to significance of source information or by adapting the coding according to the change of transmission channel characteristics
    • H03M13/356—Unequal error protection [UEP]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0071—Use of interleaving
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/152—Bose-Chaudhuri-Hocquenghem [BCH] codes

Definitions

  • the present technology relates to data processing apparatuses and data processing methods, and more specifically to data processing apparatuses and data processing methods which enable provision of, for example, LDPC codes that achieve good error-rate performance.
  • LDPC Low Density Parity Check
  • DVB Digital Video Broadcasting
  • NPL next-generation terrestrial digital broadcasting technologies
  • LDPC codes have a performance closer to the Shannon limit for larger code lengths.
  • LDPC codes have the feature of high block error probability performance, and have a further advantage in showing substantially no error floor phenomena, which is observed in the decoding characteristics of turbo codes and the like.
  • LDPC codes will now be described in more detail.
  • LDPC codes are linear codes, and may or may not be binary. The following description will be given in the context of binary LDPC codes.
  • An LDPC code has the most striking feature that it is defined by a sparse parity check matrix.
  • sparse matrix refers to a matrix having a very small number of elements of 1 (or a matrix whose elements are almost zeros).
  • FIG. 1 illustrates an example of a parity check matrix H of an LDPC code.
  • the weight of each column (column weight) (i.e., the number of 1s) is 3 and the weight of each row (row weight) is 6.
  • a generator matrix G is generated on the basis of a parity check matrix H.
  • a code word i.e., an LDPC code
  • the generator matrix G is a K ⁇ N matrix
  • the code word (or LDPC code) generated by the encoding device is received on the receiver side via a certain communication path.
  • An LDPC code can be decoded using the message passing algorithm, which is an algorithm called probabilistic decoding proposed by Gallager and which is based on belief propagation on a so-called Tanner graph with variable nodes (also referred to as “message nodes”) and check nodes.
  • the variable nodes and the check nodes will also be hereinafter referred to simply as “nodes” as appropriate.
  • FIG. 2 illustrates an LDPC code decoding procedure
  • a message output from a check node is represented by u j
  • a message output from a variable node is represented by v i .
  • step S 11 an LDPC code is received, and a message (check node message) u j is initialized to “0”.
  • a variable k of a counter for repetitive processing which takes an integer value, is initialized to “0”.
  • step S 12 a message (variable node message) v i is determined by performing computation given by Expression (1) (variable node computation) on the basis of a reception value u oi obtained through the reception of the LDPC code.
  • a message u j is further determined by performing computation given by Expression (2) (check node computation) on the basis of the message v i .
  • d v and d c in Expressions (1) and (2) are arbitrarily selectable parameters indicating the number of 1s in the vertical direction (columns) and the horizontal direction (rows) of the parity check matrix H, respectively.
  • the check node computation of Expression (2) is actually performed by creating in advance a table of a function R(v 1 , v 2 ) given by Expression (3), which is defined by one output for two inputs v 1 and v 2 , and sequentially (or recursively) using the table in the manner given by Expression (4).
  • step S 12 furthermore, the variable k is incremented by “1”. Then, the process proceeds to step S 13 .
  • step S 13 it is determined whether the variable k is larger than a certain number of times of repetitive decoding C. If it is determined in step S 13 that the variable k is not larger than C, the process returns to step S 12 , and subsequently, similar processing is repeatedly performed.
  • step S 13 If it is determined in step S 13 that the variable k is larger than C, the process proceeds to step S 14 .
  • step S 14 a message v i as a final output result of decoding is determined by performing computation given by Expression (5), and is output. Then, the LDPC code decoding process ends.
  • Expression (5) the computation of Expression (5) is performed using, unlike the variable node computation of Expression (1), the messages u j from all the edges connected to a variable node.
  • FIG. 3 illustrates an example of a parity check matrix H of a (3,6) LDPC code (with a code rate of 1/2 and a code length of 12).
  • the column weight is 3 and the row weight is 6.
  • FIG. 4 illustrates a Tanner graph of the parity check matrix H illustrated in FIG. 3 .
  • a check node is represented by a plus “+” sign
  • a check node and a variable node correspond to each row and column of the parity check matrix H, respectively.
  • a connection between a check node and a variable node is an edge, and corresponds to an element of “1” in the parity check matrix.
  • An edge indicates that a code bit corresponding to a variable node has a constraint corresponding to a check node.
  • variable node computation and check node computation are repeatedly performed.
  • FIG. 5 illustrates variable node computation to be performed at a variable node.
  • a message v i corresponding to an edge for which calculation is to be performed is determined through the variable node computation of Expression (1) using messages u 1 and u 2 from the remaining edges connected to the variable node and also using a reception value u 0i .
  • the messages corresponding to the other edges are also determined in a similar way.
  • FIG. 6 illustrates check node computation to be performed at a check node.
  • a message u j corresponding to an edge for which calculation is to be performed is determined through the check node computation of Expression (7) using messages v 1 , v 2 , v 3 , v 4 , and v 5 from the remaining edges connected to the check node.
  • the messages corresponding to the other edges are also determined in a similar way.
  • the functions ⁇ (x) and ⁇ ⁇ 1 (x) may be implemented in hardware by using an LUT (Look Up Table), where the same LUT is used for both functions.
  • an LDPC code is mapped to symbols (or is symbolized) of orthogonal modulation (digital modulation) such as QPSK (Quadrature Phase Shift Keying).
  • QPSK Quadrature Phase Shift Keying
  • a 4k image has a resolution of 3840 pixels horizontally and 2160 pixels vertically, providing approximately four times the pixel resolution of full high definition.
  • LDPC codes having code rates which are easily set to a somewhat large number of code rates, the number of which is greater than or equal to, for example, the number of code rates demanded for data transmission, be employed.
  • LDPC codes have high resistance to errors (i.e., high robustness), that is, good error-rate performance, no matter which code rate of LDPC code is to be employed.
  • the present technology has been made in view of the foregoing situation, and is intended to provide LDPC codes having good error-rate performance.
  • a first data processing apparatus or data processing method of the present technology includes an encoding unit configured to encode or an encoding step of encoding information bits into an LDPC (Low Density Parity Check) code having a code length of 64800 bits and a code rate of 18/30 on the basis of a parity check matrix of the LDPC code, wherein the LDPC code includes information bits and parity bits, the parity check matrix includes an information matrix portion corresponding to the information bits and a parity matrix portion corresponding to the parity bits, the information matrix portion is represented by a parity check matrix initial value table, and the parity check matrix initial value table is a table showing positions of elements of 1 in the information matrix portion in units of 360 columns, including
  • LDPC Low Density Parity Check
  • a second data processing apparatus or data processing method of the present technology includes a decoding unit configured to decode or a decoding step of decoding an LDPC (Low Density Parity Check) code having a code length of 64800 bits and a code rate of 18/30 on the basis of a parity check matrix of the LDPC code, wherein the LDPC code includes information bits and parity bits, the parity check matrix includes an information matrix portion corresponding to the information bits and a parity matrix portion corresponding to the parity bits, the information matrix portion is represented by a parity check matrix initial value table, and the parity check matrix initial value table is a table showing positions of elements of 1 in the information matrix portion in units of 360 columns, including
  • LDPC Low Density Parity Check
  • a third data processing apparatus or data processing method of the present technology includes an encoding unit configured to encode or an encoding step of encoding information bits into an LDPC (Low Density Parity Check) code having a code length of 64800 bits and a code rate of 19/30 on the basis of a parity check matrix of the LDPC code, wherein the LDPC code includes information bits and parity bits, the parity check matrix includes an information matrix portion corresponding to the information bits and a parity matrix portion corresponding to the parity bits, the information matrix portion is represented by a parity check matrix initial value table, and the parity check matrix initial value table is a table showing positions of elements of 1 in the information matrix portion in units of 360 columns, including
  • LDPC Low Density Parity Check
  • a fourth data processing apparatus or data processing method of the present technology includes a decoding unit configured to decode or a decoding step of decoding an LDPC (Low Density Parity Check) code having a code length of 64800 bits and a code rate of 19/30 on the basis of a parity check matrix of the LDPC code, wherein the LDPC code includes information bits and parity bits, the parity check matrix includes an information matrix portion corresponding to the information bits and a parity matrix portion corresponding to the parity bits, the information matrix portion is represented by a parity check matrix initial value table, and the parity check matrix initial value table is a table showing positions of elements of 1 in the information matrix portion in units of 360 columns, including
  • LDPC Low Density Parity Check
  • a fifth data processing apparatus or data processing method of the present technology includes an encoding unit configured to encode or an encoding step of encoding information bits into an LDPC (Low Density Parity Check) code having a code length of 64800 bits and a code rate of 20/30 on the basis of a parity check matrix of the LDPC code, wherein the LDPC code includes information bits and parity bits, the parity check matrix includes an information matrix portion corresponding to the information bits and a parity matrix portion corresponding to the parity bits, the information matrix portion is represented by a parity check matrix initial value table, and the parity check matrix initial value table is a table showing positions of elements of 1 in the information matrix portion in units of 360 columns, including
  • LDPC Low Density Parity Check
  • a sixth data processing apparatus or data processing method of the present technology includes a decoding unit configured to decode or a decoding step of decoding an LDPC (Low Density Parity Check) code having a code length of 64800 bits and a code rate of 20/30 on the basis of a parity check matrix of the LDPC code, wherein the LDPC code includes information bits and parity bits, the parity check matrix includes an information matrix portion corresponding to the information bits and a parity matrix portion corresponding to the parity bits, the information matrix portion is represented by a parity check matrix initial value table, and the parity check matrix initial value table is a table showing positions of elements of 1 in the information matrix portion in units of 360 columns, including
  • LDPC Low Density Parity Check
  • a seventh data processing apparatus or data processing method of the present technology includes an encoding unit configured to encode or an encoding step of encoding information bits into an LDPC (Low Density Parity Check) code having a code length of 64800 bits and a code rate of 21/30 on the basis of a parity check matrix of the LDPC code, wherein the LDPC code includes information bits and parity bits, the parity check matrix includes an information matrix portion corresponding to the information bits and a parity matrix portion corresponding to the parity bits, the information matrix portion is represented by a parity check matrix initial value table, and the parity check matrix initial value table is a table showing positions of elements of 1 in the information matrix portion in units of 360 columns, including
  • LDPC Low Density Parity Check
  • An eighth data processing apparatus or data processing method of the present technology includes a decoding unit configured to decode or a decoding step of decoding an LDPC (Low Density Parity Check) code having a code length of 64800 bits and a code rate of 21/30 on the basis of a parity check matrix of the LDPC code, wherein the LDPC code includes information bits and parity bits, the parity check matrix includes an information matrix portion corresponding to the information bits and a parity matrix portion corresponding to the parity bits, the information matrix portion is represented by a parity check matrix initial value table, and the parity check matrix initial value table is a table showing positions of elements of 1 in the information matrix portion in units of 360 columns, including
  • LDPC Low Density Parity Check
  • a ninth data processing apparatus or data processing method of the present technology includes an encoding unit configured to encode or an encoding step of encoding information bits into an LDPC (Low Density Parity Check) code having a code length of 64800 bits and a code rate of 22/30 on the basis of a parity check matrix of the LDPC code, wherein the LDPC code includes information bits and parity bits, the parity check matrix includes an information matrix portion corresponding to the information bits and a parity matrix portion corresponding to the parity bits, the information matrix portion is represented by a parity check matrix initial value table, and the parity check matrix initial value table is a table showing positions of elements of 1 in the information matrix portion in units of 360 columns, including
  • LDPC Low Density Parity Check

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Multimedia (AREA)
  • Algebra (AREA)
  • General Physics & Mathematics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Correction Of Errors (AREA)
US14/386,868 2013-02-08 2014-01-27 Data processing apparatus and data processing method Abandoned US20150046766A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US15/935,760 US10530389B2 (en) 2013-02-08 2018-03-26 Data processing apparatus and data processing method
US16/696,746 US11177832B2 (en) 2013-02-08 2019-11-26 Data processing apparatus and data processing method

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2013023882 2013-02-08
JP2013-023882 2013-02-08
PCT/JP2014/051623 WO2014123017A1 (ja) 2013-02-08 2014-01-27 データ処理装置、及びデータ処理方法

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2014/051623 A-371-Of-International WO2014123017A1 (ja) 2013-02-08 2014-01-27 データ処理装置、及びデータ処理方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US15/935,760 Continuation US10530389B2 (en) 2013-02-08 2018-03-26 Data processing apparatus and data processing method

Publications (1)

Publication Number Publication Date
US20150046766A1 true US20150046766A1 (en) 2015-02-12

Family

ID=51299614

Family Applications (3)

Application Number Title Priority Date Filing Date
US14/386,868 Abandoned US20150046766A1 (en) 2013-02-08 2014-01-27 Data processing apparatus and data processing method
US15/935,760 Active 2034-03-22 US10530389B2 (en) 2013-02-08 2018-03-26 Data processing apparatus and data processing method
US16/696,746 Active 2034-03-25 US11177832B2 (en) 2013-02-08 2019-11-26 Data processing apparatus and data processing method

Family Applications After (2)

Application Number Title Priority Date Filing Date
US15/935,760 Active 2034-03-22 US10530389B2 (en) 2013-02-08 2018-03-26 Data processing apparatus and data processing method
US16/696,746 Active 2034-03-25 US11177832B2 (en) 2013-02-08 2019-11-26 Data processing apparatus and data processing method

Country Status (13)

Country Link
US (3) US20150046766A1 (de)
EP (2) EP3442128B1 (de)
JP (1) JPWO2014123017A1 (de)
KR (2) KR102091889B1 (de)
CN (2) CN104205648B (de)
AR (1) AR095113A1 (de)
CA (1) CA2867660C (de)
ES (1) ES2697695T3 (de)
HU (2) HUE047153T2 (de)
MX (1) MX2014011899A (de)
PL (1) PL2958240T3 (de)
TR (1) TR201815788T4 (de)
WO (1) WO2014123017A1 (de)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140040707A1 (en) * 2011-04-28 2014-02-06 Sony Corporation Data processing device and data processing method
US20150341047A1 (en) * 2014-05-22 2015-11-26 Electronics And Telecommunications Research Institute Bit interleaver for low-density parity check codeword having length of 16200 and code rate of 3/15 and 64-symbol mapping, and bit interleaving method using same
US20160049959A1 (en) * 2014-08-14 2016-02-18 Electronics And Telecommunications Research Institute Low density parity check encoder having length of 64800 and code rate of 4/15, and low density parity check encoding method using the same
US20160056989A1 (en) * 2013-04-12 2016-02-25 Panasonic Intellectual Property Corporation Of America Transmission method
US20160211866A1 (en) * 2013-09-20 2016-07-21 Sony Corporation Data processing device and data processing method
US10432225B2 (en) 2013-06-12 2019-10-01 Saturn Licensing Llc Data processing device and data processing method using low density parity check encoding for decreasing signal-to-noise power ratio
CN111865496A (zh) * 2015-02-25 2020-10-30 三星电子株式会社 发送器及其产生附加奇偶校验的方法
US20210367615A1 (en) * 2015-02-16 2021-11-25 Electronics And Telecommunications Research Institute Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 2/15 and 4096-symbol mapping, and bit interleaving method using same
US20220045695A1 (en) * 2015-03-02 2022-02-10 Samsung Electronics Co., Ltd. Transmitter and parity permutation method thereof
US20220209792A1 (en) * 2013-06-14 2022-06-30 Samsung Electronics Co., Ltd. Method and apparatus for encoding and decoding of low density parity check codes
US11595151B2 (en) 2015-02-25 2023-02-28 Samsung Electronics Co., Ltd. Transmitter and method for generating additional parity thereof

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
HUE047153T2 (hu) * 2013-02-08 2020-04-28 Saturn Licensing Llc Kódolás és dekódolás 18/30 (3/5) aránnyal 64800 hosszú LDPC kódhoz
JP6885027B2 (ja) * 2016-11-18 2021-06-09 ソニーグループ株式会社 送信装置、及び、送信方法
US11929762B2 (en) 2021-11-24 2024-03-12 Samsung Electronics Co., Ltd. Low density parity check decoder and storage device

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100275100A1 (en) * 2007-11-26 2010-10-28 Sony Corporation Data processing apparatus and data processing method as well as encoding apparatus and encoding method
US20100325512A1 (en) * 2007-11-26 2010-12-23 Sony Corporation Data processing apparatus and data processing method
US20110138262A1 (en) * 2009-12-07 2011-06-09 Samsung Electronics Co., Ltd. Method and apparatus for channel encoding and decoding in a communication system using a low-density parity check code
US20110202820A1 (en) * 2010-02-18 2011-08-18 Hughes Network Systems, Llc Method and system for providing low density parity check (ldpc) encoding and decoding
US8209582B1 (en) * 2006-11-07 2012-06-26 Marvell International Ltd. Systems and methods for optimizing a product code structure
US8351541B2 (en) * 2007-10-30 2013-01-08 Sony Corporation Low density parity check (LDPC) coding for a 32k mode interleaver in a digital video broadcasting (DVB) standard

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4224777B2 (ja) 2003-05-13 2009-02-18 ソニー株式会社 復号方法および復号装置、並びにプログラム
US7234098B2 (en) * 2003-10-27 2007-06-19 The Directv Group, Inc. Method and apparatus for providing reduced memory low density parity check (LDPC) codes
US7716553B2 (en) * 2005-07-13 2010-05-11 Leanics Corporation System and method for designing RS-based LDPC code decoder
CN101047387B (zh) * 2007-03-23 2010-06-09 北京大学 一种多码率兼容ldpc码的构造方法及其译码器
TWI410055B (zh) * 2007-11-26 2013-09-21 Sony Corp Data processing device, data processing method and program product for performing data processing method on computer
WO2009104898A2 (en) * 2008-02-18 2009-08-27 Samsung Electronics Co., Ltd. Apparatus and method for encoding and decoding channel in a communication system using low-density parity-check codes
KR101503059B1 (ko) * 2008-02-26 2015-03-19 삼성전자주식회사 저밀도 패리티 검사 부호를 사용하는 통신 시스템에서 채널 부호/복호 방법 및 장치
JP5340286B2 (ja) * 2008-07-02 2013-11-13 パナソニック株式会社 消失訂正符号化装置及び消失訂正符号化方法
KR101027873B1 (ko) * 2008-12-16 2011-04-07 윤일식 엘리베이터 도어의 유리판 고정장치
US8726137B2 (en) * 2009-02-02 2014-05-13 Telefonaktiebolaget L M Ericsson (Publ) Encoding and decoding methods for expurgated convolutional codes and convolutional turbo codes
JP2011176782A (ja) * 2010-02-26 2011-09-08 Sony Corp データ処理装置、及びデータ処理方法
TWI581578B (zh) * 2010-02-26 2017-05-01 新力股份有限公司 編碼器及提供遞增冗餘之編碼方法
JP5500379B2 (ja) 2010-09-03 2014-05-21 ソニー株式会社 データ処理装置、及びデータ処理方法
JP5505725B2 (ja) 2010-09-16 2014-05-28 ソニー株式会社 データ処理装置、及びデータ処理方法
JP5601182B2 (ja) 2010-12-07 2014-10-08 ソニー株式会社 データ処理装置、及びデータ処理方法
JP5630278B2 (ja) 2010-12-28 2014-11-26 ソニー株式会社 データ処理装置、及びデータ処理方法
JP2012147197A (ja) 2011-01-11 2012-08-02 Panasonic Corp 通信装置、通信方法、及び通信プログラム
JP5630283B2 (ja) 2011-01-19 2014-11-26 ソニー株式会社 データ処理装置、及び、データ処理方法
JP2012151655A (ja) * 2011-01-19 2012-08-09 Sony Corp データ処理装置、及び、データ処理方法
JP5630282B2 (ja) 2011-01-19 2014-11-26 ソニー株式会社 データ処理装置、及び、データ処理方法
JP5637393B2 (ja) 2011-04-28 2014-12-10 ソニー株式会社 データ処理装置、及び、データ処理方法
JP5648852B2 (ja) 2011-05-27 2015-01-07 ソニー株式会社 データ処理装置、及び、データ処理方法
SG11201405874RA (en) 2012-01-20 2014-10-30 Samsung Electronics Co Ltd Video encoding method and apparatus and video decoding method and apparatus using unified syntax for parallel processing
CN102684707B (zh) * 2012-05-21 2015-02-25 电子科技大学 一种ldpc编码器
HUE047153T2 (hu) * 2013-02-08 2020-04-28 Saturn Licensing Llc Kódolás és dekódolás 18/30 (3/5) aránnyal 64800 hosszú LDPC kódhoz
US20160043737A1 (en) * 2013-02-08 2016-02-11 Sony Corporation Data processing device and data processing method
JP2015156532A (ja) * 2014-02-19 2015-08-27 ソニー株式会社 データ処理装置、及び、データ処理方法
JP2015170912A (ja) * 2014-03-05 2015-09-28 ソニー株式会社 データ処理装置、及び、データ処理方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8209582B1 (en) * 2006-11-07 2012-06-26 Marvell International Ltd. Systems and methods for optimizing a product code structure
US8351541B2 (en) * 2007-10-30 2013-01-08 Sony Corporation Low density parity check (LDPC) coding for a 32k mode interleaver in a digital video broadcasting (DVB) standard
US20100275100A1 (en) * 2007-11-26 2010-10-28 Sony Corporation Data processing apparatus and data processing method as well as encoding apparatus and encoding method
US20100325512A1 (en) * 2007-11-26 2010-12-23 Sony Corporation Data processing apparatus and data processing method
US20110138262A1 (en) * 2009-12-07 2011-06-09 Samsung Electronics Co., Ltd. Method and apparatus for channel encoding and decoding in a communication system using a low-density parity check code
US20110202820A1 (en) * 2010-02-18 2011-08-18 Hughes Network Systems, Llc Method and system for providing low density parity check (ldpc) encoding and decoding

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
F. A. Newagy and S. H. Elramly, "Novel technique for scaling down LDPC code lengths in DVB-T2 standard," 2012 International Conference on Telecommunications and Multimedia (TEMU), Chania, 2012, pp. 180-184. *

Cited By (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9077380B2 (en) * 2011-04-28 2015-07-07 Sony Corporation Data processing device and data processing method
US20140040707A1 (en) * 2011-04-28 2014-02-06 Sony Corporation Data processing device and data processing method
US20180191538A1 (en) * 2013-04-12 2018-07-05 Sun Patent Trust Transmission method
US10476713B1 (en) * 2013-04-12 2019-11-12 Sun Patent Trust Transmission method
US20160056989A1 (en) * 2013-04-12 2016-02-25 Panasonic Intellectual Property Corporation Of America Transmission method
US10742459B2 (en) * 2013-04-12 2020-08-11 Sun Patent Trust Transmission method
US9491026B2 (en) * 2013-04-12 2016-11-08 Sun Patent Trust Transmission method
US20170012806A1 (en) * 2013-04-12 2017-01-12 Sun Patent Trust Transmission method
US10177948B2 (en) * 2013-04-12 2019-01-08 Sun Patent Trust Transmission method
US9942067B2 (en) * 2013-04-12 2018-04-10 Sun Patent Trust Transmission method
US11082065B2 (en) 2013-06-12 2021-08-03 Saturn Licensing Llc Data processing apparatus and data processing method using low density parity check encoding for decreasing signal-to-noise power ratio
US10432225B2 (en) 2013-06-12 2019-10-01 Saturn Licensing Llc Data processing device and data processing method using low density parity check encoding for decreasing signal-to-noise power ratio
US20220209792A1 (en) * 2013-06-14 2022-06-30 Samsung Electronics Co., Ltd. Method and apparatus for encoding and decoding of low density parity check codes
US11824558B2 (en) * 2013-06-14 2023-11-21 Samsung Electronics Co., Ltd. Method and apparatus for encoding and decoding of low density parity check codes
US20160211866A1 (en) * 2013-09-20 2016-07-21 Sony Corporation Data processing device and data processing method
US10361720B2 (en) * 2014-05-22 2019-07-23 Electronics And Telecommunications Research Institute Bit interleaver for low-density parity check codeword having length of 16200 and code rate of 3/15 and 64-symbol mapping, and bit interleaving method using same
US20150341047A1 (en) * 2014-05-22 2015-11-26 Electronics And Telecommunications Research Institute Bit interleaver for low-density parity check codeword having length of 16200 and code rate of 3/15 and 64-symbol mapping, and bit interleaving method using same
US20190260389A1 (en) * 2014-08-14 2019-08-22 Electronics And Telecommunications Research Institute Low density parity check encoder having length of 64800 and code rate of 4/15, and low density parity check encoding method using the same
US10840947B2 (en) * 2014-08-14 2020-11-17 Electronics And Telecommunications Research Institute Low density parity check encoder having length of 64800 and code rate of 4/15, and low density parity check encoding method using the same
US10326472B2 (en) * 2014-08-14 2019-06-18 Electronics And Telecommunications Research Institute Low density parity check encoder having length of 64800 and code rate of 4/15, and low density parity check encoding method using the same
US9800266B2 (en) * 2014-08-14 2017-10-24 Electronics And Telecommunications Research Institute Low density parity check encoder having length of 64800 and code rate of 4/15, and low density parity check encoding method using the same
US20160049959A1 (en) * 2014-08-14 2016-02-18 Electronics And Telecommunications Research Institute Low density parity check encoder having length of 64800 and code rate of 4/15, and low density parity check encoding method using the same
US20210367615A1 (en) * 2015-02-16 2021-11-25 Electronics And Telecommunications Research Institute Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 2/15 and 4096-symbol mapping, and bit interleaving method using same
US11770136B2 (en) * 2015-02-16 2023-09-26 Electronics And Telecommunications Research Institute Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 2/15 and 4096-symbol mapping, and bit interleaving method using same
CN111865496A (zh) * 2015-02-25 2020-10-30 三星电子株式会社 发送器及其产生附加奇偶校验的方法
US11595151B2 (en) 2015-02-25 2023-02-28 Samsung Electronics Co., Ltd. Transmitter and method for generating additional parity thereof
US11916666B2 (en) 2015-02-25 2024-02-27 Samsung Electronics Co., Ltd. Transmitter and method for generating additional parity thereof
US20220045695A1 (en) * 2015-03-02 2022-02-10 Samsung Electronics Co., Ltd. Transmitter and parity permutation method thereof
US11777523B2 (en) * 2015-03-02 2023-10-03 Samsung Electronics Co., Ltd. Transmitter and parity permutation method thereof

Also Published As

Publication number Publication date
US11177832B2 (en) 2021-11-16
HUE063345T2 (hu) 2024-01-28
KR102091889B1 (ko) 2020-04-14
CN104205648A (zh) 2014-12-10
CA2867660C (en) 2023-01-24
WO2014123017A1 (ja) 2014-08-14
KR20200031705A (ko) 2020-03-24
EP3442128A1 (de) 2019-02-13
US20200099396A1 (en) 2020-03-26
MX2014011899A (es) 2014-11-20
US10530389B2 (en) 2020-01-07
US20180351578A1 (en) 2018-12-06
EP2958240A1 (de) 2015-12-23
HUE047153T2 (hu) 2020-04-28
CN108900199A (zh) 2018-11-27
CN104205648B (zh) 2018-06-26
JPWO2014123017A1 (ja) 2017-02-02
TR201815788T4 (tr) 2018-11-21
KR20150116764A (ko) 2015-10-16
CA2867660A1 (en) 2014-08-14
AR095113A1 (es) 2015-09-30
EP2958240A4 (de) 2016-08-17
EP3442128B1 (de) 2023-08-02
EP2958240B1 (de) 2018-08-22
KR102198121B1 (ko) 2021-01-04
CN108900199B (zh) 2022-08-09
PL2958240T3 (pl) 2019-01-31
ES2697695T3 (es) 2019-01-25

Similar Documents

Publication Publication Date Title
US11218170B2 (en) Data processing apparatus and data processing method
US11177832B2 (en) Data processing apparatus and data processing method
US10361724B2 (en) Data processing device and data processing method for improving resistance to error of data
US20220263521A1 (en) Data processing device and data processing method
US10707903B2 (en) Data processing device and data processing method
US20170170846A1 (en) Data processing device and data processing method
US20160164540A1 (en) Data processing device and data processing method
US20130254617A1 (en) Data processing device and data processing method
US20160156371A1 (en) Data processing device and data processing method
US20170187392A1 (en) Data processing device and data processing method
US10972128B2 (en) Data processing device and data processing method
US20160043737A1 (en) Data processing device and data processing method
US20150358032A1 (en) Data processing device and data processing method
US10951241B2 (en) Data processing device and data processing method
US20160149589A1 (en) Data processing device and data processing method
US20160365877A1 (en) Data processing device and data processing method
US20160156370A1 (en) Data processing device and data processing method
US20150349802A1 (en) Data processing device and data processing method
US20160156369A1 (en) Data processing device and data processing method
US20190379401A1 (en) Transmission method and reception device
US20160204801A1 (en) Data processing device and data processing method
US20160126978A1 (en) Data processing device and data processing method

Legal Events

Date Code Title Description
AS Assignment

Owner name: SONY CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SHINOHARA, YUJI;YAMAMOTO, MAKIKO;SIGNING DATES FROM 20140709 TO 20140716;REEL/FRAME:033785/0026

AS Assignment

Owner name: SATURN LICENSING LLC, NEW YORK

Free format text: ASSIGNMENT OF THE ENTIRE INTEREST SUBJECT TO AN AGREEMENT RECITED IN THE DOCUMENT;ASSIGNOR:SONY CORPORATION;REEL/FRAME:041391/0037

Effective date: 20150911

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION