US20150040975A1 - Heterojunction solar cell based on epitaxial crystalline-silicon thin film on metallurgical silicon substrate design - Google Patents

Heterojunction solar cell based on epitaxial crystalline-silicon thin film on metallurgical silicon substrate design Download PDF

Info

Publication number
US20150040975A1
US20150040975A1 US14/525,140 US201414525140A US2015040975A1 US 20150040975 A1 US20150040975 A1 US 20150040975A1 US 201414525140 A US201414525140 A US 201414525140A US 2015040975 A1 US2015040975 A1 US 2015040975A1
Authority
US
United States
Prior art keywords
layer
heavily doped
si
solar cell
doped
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US14/525,140
Inventor
Chentao Yu
Jiunn Benjamin Heng
Zheng Xu
Jianming Fu
Jianjun Liang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SolarCity Corp
Original Assignee
Silevo LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US12/401,314 priority Critical patent/US8283557B2/en
Priority to US13/626,740 priority patent/US8872020B2/en
Application filed by Silevo LLC filed Critical Silevo LLC
Priority to US14/525,140 priority patent/US20150040975A1/en
Publication of US20150040975A1 publication Critical patent/US20150040975A1/en
Assigned to SILEVO, INC. reassignment SILEVO, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: YU, CHENTAO, XU, ZHENG, HENG, JIUNN BENJAMIN, FU, JIANMING
Assigned to SOLARCITY CORPORATION reassignment SOLARCITY CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SILEVO LLC
Assigned to SILEVO, LLC reassignment SILEVO, LLC MERGER AND CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: SILEVO, INC., SUNFLOWER ACQUISITION LLC
Application status is Abandoned legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L31/00Semiconductor devices sensitive to infra-red radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04Semiconductor devices sensitive to infra-red radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/06Semiconductor devices sensitive to infra-red radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier
    • H01L31/072Semiconductor devices sensitive to infra-red radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier the potential barriers being only of the PN heterojunction type
    • H01L31/0745Semiconductor devices sensitive to infra-red radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells
    • H01L31/0747Semiconductor devices sensitive to infra-red radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells comprising a heterojunction of crystalline and amorphous materials, e.g. heterojunction with intrinsic thin layer or HIT® solar cells; solar cells
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L31/00Semiconductor devices sensitive to infra-red radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0236Special surface textures
    • H01L31/02363Special surface textures of the semiconductor body itself, e.g. textured active layers
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L31/00Semiconductor devices sensitive to infra-red radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus peculiar to the manufacture or treatment of these devices or of parts thereof
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L31/00Semiconductor devices sensitive to infra-red radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus peculiar to the manufacture or treatment of these devices or of parts thereof
    • H01L31/1804Processes or apparatus peculiar to the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic System
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L31/00Semiconductor devices sensitive to infra-red radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus peculiar to the manufacture or treatment of these devices or of parts thereof
    • H01L31/20Processes or apparatus peculiar to the manufacture or treatment of these devices or of parts thereof such devices or parts thereof comprising amorphous semiconductor materials
    • H01L31/202Processes or apparatus peculiar to the manufacture or treatment of these devices or of parts thereof such devices or parts thereof comprising amorphous semiconductor materials including only elements of Group IV of the Periodic System
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy
    • Y02E10/54Material technologies
    • Y02E10/547Monocrystalline silicon PV cells
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product
    • Y02P70/52Manufacturing of products or systems for producing renewable energy
    • Y02P70/521Photovoltaic generators

Abstract

One embodiment of the present invention provides a heterojunction solar cell. The solar cell includes a metallurgical-grade Si (MG-Si) substrate, a layer of heavily doped crystalline-Si situated above the MG-Si substrate, a layer of lightly doped crystalline-Si situated above the heavily doped crystalline-Si layer, a backside ohmic-contact layer situated on the backside of the MG-Si substrate, a passivation layer situated above the heavily doped crystalline-Si layer, a layer of heavily doped amorphous Si (a-Si) situated above the passivation layer, a layer of transparent-conducting-oxide (TCO) situated above the heavily doped a-Si layer, and a front ohmic-contact electrode situated above the TCO layer.

Description

    RELATED APPLICATION
  • The present patent is a continuation of, and hereby claims priority under 35 U.S.C §120 to, pending U.S. patent application Ser. No. 13/626,740, entitled “Heterojunction Solar Cell Based on Epitaxial Crystalline-Silicon Thin Film on Metallurgical Silicon Substrate Design,” by inventors Chentao Yu, Jiunn Benjamin Heng, Zheng Xu, Jianming Fu, and Jianjun Liang, filed on 25 Sep. 2012(Attorney Docket No. SSP09-1003CIP), which is a continuation-in-part of, and hereby claims priority under 35 U.S.C §120 to, U.S. Pat. No. 8,283,557, entitled “Heterojunction Solar Cell Based on Epitaxial Crystalline-Silicon Thin Film on Metallurgical Silicon Substrate Design,” by inventors Chentao Yu, Jiunn Benjamin Heng, Zheng Xu, Jianming Fu, and Jianjun Liang, filed on 10 Mar. 2009 (Attorney Docket No. SSP09-1003-US), the disclosures of which are incorporated by reference herein.
  • BACKGROUND
  • 1. Field
  • This disclosure is generally related to solar cells. More specifically, this disclosure is related to a heterojunction solar cell fabricated by epitaxially depositing a crystalline-Si thin film on a metallurgical grade Si (MG-Si) substrate.
  • 2. Related Art
  • The negative environmental impact caused by the use of fossil fuels and their rising cost have resulted in a dire need for cleaner, cheaper alternative energy sources. Among different forms of alternative energy sources, solar power has been favored for its cleanness and wide availability.
  • A solar cell converts light into electricity using the photoelectric effect. There are several basic solar cell structures, including a single p-n junction, p-i-n/n-i-p, and multi-junction. A typical single p-n junction structure includes a p-type doped layer and an n-type doped layer. Solar cells with a single p-n junction can be homojunction solar cells or heterojunction solar cells. If both the p-doped and n-doped layers are made of similar materials (materials with equal band gaps), the solar cell is called a homojunction solar cell. In contrast, a heterojunction solar cell includes at least two layers of materials of different bandgaps. A p-i-n/n-i-p structure includes a p-type doped layer, an n-type doped layer, and an intrinsic (undoped) semiconductor layer (the i-layer) sandwiched between the p-layer and the n-layer. A multi junction structure includes multiple single junction structures of different bandgaps stacked on top of one another.
  • In a solar cell, light is absorbed near the p-n junction generating carriers. The carriers diffuse into the p-n junction and are separated by the built-in electric field, thus producing an electrical current across the device and external circuitry. An important metric in determining a solar cell's quality is its energy-conversion efficiency, which is defined as the ratio between power converted (from absorbed light to electrical energy) and power collected when the solar cell is connected to an electrical circuit.
  • For homojunction solar cells, minority-carrier recombination at the cell surface due to the existence of dangling bonds can significantly reduce the solar cell efficiency; thus, a good surface passivation process is needed. In addition, the relatively thick, heavily doped emitter layer, which is formed by dopant diffusion, can drastically reduce the absorption of short wavelength light. Comparatively, heterojunction solar cells, such as Si heterojunction (SHJ) solar cells, are advantageous. FIG. 1 presents a diagram illustrating an exemplary SHJ solar cell (prior art). SHJ solar cell 100 includes front electrodes 102, an n+ amorphous-silicon (n+ a-Si) emitter layer 104, an intrinsic a-Si layer 106, a p-type doped crystalline-Si substrate 108, and an Al backside electrode 110. Arrows in FIG. 1 indicate incident sunlight. Because there is an inherent bandgap offset between a-Si layer 106 and crystalline-Si layer 108, a-Si layer 106 can be used to reduce the surface recombination velocity by creating a barrier for minority carriers. The a-Si layer 106 also passivates the surface of crystalline-Si layer 108 by repairing the existing Si dangling bonds. Moreover, the thickness of n+ a-Si emitter layer 104 can be much thinner compared to that of a homojunction solar cell. Thus, SHJ solar cells can provide a higher efficiency with higher open-circuit voltage (Voc) and larger short-circuit current (Jsc).
  • Fuhs et al. first reported a hetero-structure based on a-Si and crystalline-Si that generates photocurrent in 1974 (see W. Fuhs et al., “Heterojunctions of amorphous silicon & silicon single crystal”, Int. Conf., Tetrahedrally Bonded Amorphous Semiconductors, Yorktown Hts., N.Y., (1974), pp. 345-350). U.S. Pat. No. 4,496,788 disclosed a heterojunction type solar cell based on stacked a-Si and crystalline-Si wafers. The so-called HIT (heterojunction with intrinsic thin layer) solar cell, which includes an intrinsic a-Si layer interposed between a-Si and crystalline-Si layers, was disclosed by U.S. Pat. No. 5,213,628. However, all these SHJ solar cells are based on a crystalline-Si substrate whose thickness can be between 200 μm and 300 μm. Due to the soaring cost of Si material, the existence of such a thick crystalline-Si substrate significantly increases the manufacture cost of existing SHJ solar cells.
  • To solve the problem of high cost incurred by crystalline-Si wafers, this disclosure presents a solution for SHJ solar cells based on epitaxial mono-crystalline Si thin film grown on low-cost MG-Si wafers.
  • SUMMARY
  • One embodiment of the present invention provides a heterojunction solar cell. The solar cell includes a metallurgical-grade Si (MG-Si) substrate, a layer of heavily doped crystalline-Si situated above the MG-Si substrate, a layer of lightly doped crystalline-Si situated above the heavily doped crystalline-Si layer, a backside ohmic-contact layer situated on the backside of the MG-Si substrate, a passivation layer situated above the heavily doped crystalline-Si layer, a layer of heavily doped amorphous Si (a-Si) situated above the passivation layer, a layer of transparent-conducting-oxide (TCO) situated above the heavily doped a-Si layer, and a front ohmic-contact electrode situated above the TCO layer.
  • In a variation on the embodiment, the MG-Si substrate has a purity of at least 99.9%, and the doping type of the MG-Si is same as the heavily doped crystalline-Si layer.
  • In a further variation, the surface of the MG-Si substrate is further purified at a high temperature in an atmosphere of H2 and HCl.
  • In a variation on the embodiment, the heavily doped crystalline-Si layer acts as a back-surface-field (BSF) layer. The heavily doped crystalline-Si layer is deposited using a chemical-vapor-deposition (CVD) technique. The thickness of the heavily doped crystalline-Si layer is between 1 μm and 10 μm. The doping concentration for the heavily doped crystalline-Si layer is between 1×1017/cm3 and 1×1020/cm3.
  • In a variation on the embodiment, the lightly doped crystalline-Si layer is deposited using a CVD technique. The thickness of the lightly doped crystalline-Si layer is between 5 μm and 100 μm, and wherein the doping concentration for the lightly doped crystalline-Si layer is between 1×1016/cm3 and 1×1017/cm3.
  • In a variation on the embodiment, the thickness of the passivation layer is between 1 nm and 15 nm, and the passivation layer includes at least one of: undoped a-Si and SiOx.
  • In a variation on the embodiment, the heavily doped a-Si layer is deposited using a CVD technique. The thickness of the heavily doped a-Si layer is between 1 nm and 50 nm. The doping concentration for the heavily doped a-Si layer is between 1×1017/cm3 and 1×1020/cm3.
  • In a variation on the embodiment, the heavily doped and lightly doped crystalline-Si layers are p-type doped, and the heavily doped a-Si layer is n-type doped.
  • In a variation on the embodiment, the heavily doped and lightly doped crystalline-Si layers are n-type doped, and the heavily doped a-Si layer is p-type doped
  • BRIEF DESCRIPTION OF THE FIGURES
  • FIG. 1 presents a diagram illustrating an exemplary SHJ solar cell (prior art).
  • FIG. 2 presents a diagram illustrating the process of fabricating a heterojunction solar cell in accordance with an embodiment of the present invention. 2A illustrates a MG-Si substrate. 2B illustrates a thin layer of heavily doped crystalline-Si thin film grown on top of the MG-Si substrate. 2C illustrates a layer of lightly doped crystalline-Si base film grown on top of the heavily doped crystalline-Si thin film. 2D illustrates a backside electrode formed on the backside of the MG-Si substrate. 2E illustrates a passivation layer deposited on top of the base film. 2F illustrates a heavily doped a-Si emitter layer deposited on the passivation layer. 2G illustrates a layer of transparent-conducting-oxide (TCO) deposited on top of the a-Si emitter layer. 2H illustrates front electrodes formed on top of the TCO layer.
  • In the figures, like reference numerals refer to the same figure elements.
  • DETAILED DESCRIPTION
  • The following description is presented to enable any person skilled in the art to make and use the embodiments, and is provided in the context of a particular application and its requirements. Various modifications to the disclosed embodiments will be readily apparent to those skilled in the art, and the general principles defined herein may be applied to other embodiments and applications without departing from the spirit and scope of the present disclosure. Thus, the present invention is not limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features disclosed herein.
  • Overview
  • Embodiments of the present invention provide a SHJ solar cell fabricated by epitaxially depositing a crystalline-Si thin film on a MG-Si substrate. A thin layer of heavily doped crystalline-Si is deposited on the surface of the MG-Si substrate forming a back-surface-field (BSF) layer, and a thin layer of lightly doped crystalline-Si is deposited on top of the heavily doped crystalline-Si layer to form a base layer. An intrinsic thin layer of a-Si is deposited on the base layer to work as a passivation layer. The emitter layer is formed by depositing a heavily doped a-Si layer. Before the formation of front metal electrodes, transparent-conducting-oxide (TCO) is deposited to form front electrode and an anti-reflective layer.
  • Fabrication Process
  • FIG. 2 presents a diagram illustrating the process of fabricating a heterojunction solar cell in accordance with an embodiment of the present invention.
  • In operation 2A, a MG-Si substrate 200 is prepared. Because MG-Si is much cheaper than solar grade or semiconductor grade crystalline-Si, solar cells based on MG-Si substrates have a significantly lower manufacture cost. The purity of MG-Si is usually between 98% and 99.99%. To ensure a high efficiency of the subsequently fabricated solar cell, the starting MG-Si substrate ideally has a purity of 99.9% or better. In addition, the surface of the MG-Si substrate needs to be further purified. In one embodiment, MG-Si substrate 200 is baked at a temperature between 1100° C. and 1250° C. in a chemical-vapor-deposition (CVD) chamber filled with hydrogen (H2) in order to remove native silicon-oxide in the substrate. Afterwards, at approximately the same temperature, hydrogen chloride (HCl) gas is introduced inside the CVD chamber to leach out any residual metal impurities from MG-Si substrate 200, thus further preventing the impurities from diffusing into the subsequently grown crystalline-Si thin films. Due to the fact that metal impurities, such as iron, have a high diffusion coefficient at this temperature, the metal impurities tend to migrate to the surface of substrate 200, and react with the HCl gas to form volatile chloride compounds. The volatile chloride compounds can be effectively purged from the chamber using a purge gas, such as H2. Note that the metal-impurity leaching process can be carried out either in the CVD chamber, which is subsequently used for the growth of crystalline-Si thin films, or in another stand-alone furnace. The metal-impurity leaching process can take between 1 minute and 120 minutes. MG-Si substrate 200 can be either p-type doped or n-type doped. In one embodiment, MG-Si substrate is p-type doped.
  • In operation 2B, a thin layer of heavily doped (doping concentration greater than 1×1017/cm3) crystalline-Si thin film 202 is epitaxially grown on the surface of MG-Si substrate 200. Various methods can be used to epitaxially grow crystalline-Si thin film 202 on MG-Si substrate 200. In one embodiment, crystalline-Si thin film 202 is grown using a thermal CVD process. Various types of Si compounds, such as SiH4, SiH2Cl2, and SiHCl3, can be used as a precursor in the CVD process to form crystalline-Si thin film 202. In one embodiment, SiHCl3 (TCS) is used due to its abundance and low cost. Crystalline-Si thin film 202 can be either p-type doped or n-type doped. In one embodiment, boron is added to make thin film 202 p-type doped. The doping concentration of thin film 202 can be between 1×1017/cm3 and 1×1020/cm3, and the thickness of thin film 202 can be between 1 μm and 10 μm. The doping level should not exceed the limit, which may cause misfit dislocations in the film. Crystalline-Si thin film 202 is heavily doped to act as back-surface field (BSF) and barrier for reducing electron-hole recombination at the surface of the subsequently grown base film.
  • In operation 2C, a layer of lightly doped (doping concentration less than 1×1017/cm3) crystalline-Si base film 204 is epitaxially grown on top of thin film 202. The growing process of base film 204 can be similar to that used for thin film 202. Similarly, base film 204 can be either p-type doped or n-type doped. In one embodiment, base film 204 is lightly doped with a p-type dopant, such as boron. The doping concentration of base film 204 can be between 1×1016/cm3 and 1×1017/cm3, and the thickness of base film 204 can be between 5 μm and 100 μm. Note that compared with a conventional SHJ solar cell that uses a crystalline-Si wafer as a base layer, embodiments of the present invention use an epitaxially deposited crystalline-Si film as a base layer, which can be much thinner than a crystalline-Si wafer. As a result, the manufacture cost of SHJ solar cells can be significantly reduced. After deposition, the surface of base film 204 can be textured to maximize light absorption inside the solar cell, thus further enhancing efficiency. The surface texturing can be performed using various etching techniques including dry plasma etching and wet etching. The etchants used in the dry plasma etching include, but are not limited to: SF6, F2, and NF3. The wet etching etchant can be an alkaline solution. The shapes of the surface texture can be pyramids or inverted pyramids, which are randomly or regularly distributed on the surface of base film 204.
  • In operation 2D, a backside electrode 206 is formed on the backside of MG-Si substrate 200. In one embodiment, electrode 206 is formed by first coating a layer of aluminum paste on the backside of MG-Si substrate 200 and then firing it at a temperature of above 500° C. to form ohmic contact between electrode 206 and substrate 200.
  • In operation 2E, a passivation layer 208 is deposited on top of base film 204. Passivation layer 208 can significantly reduce the density of surface carrier recombination, thus increasing the solar cell efficiency. Passivation layer 208 can be formed using different materials such as intrinsic a-Si or silicon-oxide (SiOx). Techniques used for forming passivation layer 208 include, but are not limited to: PECVD, sputtering, and electron beam (e-beam) evaporation. The thickness of passivation layer 208 can be between 1 nm and 15 nm.
  • In operation 2F, a heavily doped a-Si layer is deposited on passivation layer 208 to form an emitter layer 210. Depending on the doping type of base film 204, emitter layer 210 can be either n-type doped or p-type doped. In one embodiment, emitter layer 210 is heavily doped with an n-type dopant. The doping concentration of emitter layer 210 can be between 1×1016/cm3 and 1×1017/cm3. The thickness of emitter layer 210 can be between 1 nm and 50 nm. Techniques used for depositing emitter layer 210 include PECVD. Because the thickness of emitter layer 210 can be much smaller compared with that of the emitter layer in a homojunction solar cell, the absorption of short wavelength light is significantly reduced, thus leading to a higher solar cell efficiency.
  • In operation 2G, a layer of transparent-conducting-oxide (TCO) is deposited on top of emitter layer 210 to form an anti-reflective layer 212. Examples of TCO include, but are not limited to: indium-tin-oxide (ITO), aluminum doped zinc-oxide (ZnO:Al), or Ga doped zinc-oxide (ZnO:Ga). Techniques used for forming anti-reflective layer 212 include, but are not limited to: PECVD, sputtering, and e-beam evaporation.
  • In operation 2H, metal front electrodes 214 are formed on top of anti-reflective layer 212. Front metal electrodes 214 can be formed using various metal deposition techniques at a low temperature of less than 400° C. In one embodiment, front electrodes 214 are formed by screen printing Ag paste. After the formation of front electrodes 214, various techniques such as laser scribing can be used for cell isolation to enable series interconnection of solar cells.
  • The foregoing descriptions of various embodiments have been presented only for purposes of illustration and description. They are not intended to be exhaustive or to limit the present invention to the forms disclosed. Accordingly, many modifications and variations will be apparent to practitioners skilled in the art. Additionally, the above disclosure is not intended to limit the present invention.

Claims (16)

What is claimed is:
1. A solar cell, comprising:
a lightly doped crystalline silicon base layer adapted to generate carriers in response to absorbing light;
a heavily doped silicon surface field and barrier layer on a first side of the lightly doped crystalline silicon base layer and adapted to reduce electron-hole recombination at an interface between the lightly doped crystalline silicon base layer and the heavily doped silicon surface field and barrier layer;
a passivation layer on a second side of the lightly doped crystalline silicon base layer, wherein the passivation layer comprises intrinsic amorphous silicon, silicon-oxide, or both;
a heavily doped amorphous silicon emitter layer adjacent to the passivation layer, wherein a doping type of the heavily doped amorphous silicon emitter layer is opposite to that of the lightly doped crystalline silicon base layer, thereby creating a built-in electrical field which separates the carriers generated in the base layer from light absorption;
a transparent-conducting-oxide layer adjacent to the heavily doped amorphous silicon emitter layer as an anti-reflective layer; and
an ohmic-contact electrode coupled to the transparent-conducting-oxide layer.
2. The solar cell of claim 1, wherein the heavily doped silicon surface field and barrier layer has a doping concentration greater than 1×1017/cm3.
3. The solar cell of claim 1, wherein a surface of the lightly doped crystalline silicon base layer is texturized.
4. The solar cell of claim 1, wherein the passivation layer has a thickness between 1 nm and 15 nm.
5. The solar cell of claim 1, wherein the heavily doped amorphous silicon emitter layer has a doping concentration greater than 1×1017/cm3.
6. The solar cell of claim 1, wherein the heavily doped amorphous silicon emitter layer has a doping concentration less than 1×1020/cm3.
7. The solar cell of claim 1, wherein the heavily doped silicon surface field and barrier layer and the lightly doped crystalline silicon base layer are n-type doped, and wherein the heavily doped amorphous silicon emitter layer is p-type doped.
8. The solar cell of claim 1, wherein the heavily doped silicon surface field and barrier layer and the lightly doped crystalline silicon base layer are p-type doped, and wherein the heavily doped amorphous silicon emitter layer is n-type doped.
9. A method for fabricating a solar cell, comprising:
forming a heavily doped silicon surface field and barrier layer on a first side of a lightly doped crystalline silicon base layer, wherein the lightly doped crystalline silicon base layer is adapted to generate carriers in response to absorbing light, and wherein the heavily doped silicon surface field and barrier layer is adapted to reduce electron-hole recombination at an interface between the lightly doped crystalline silicon base layer and the heavily doped silicon surface field and barrier layer;
forming a passivation layer on a second side of the lightly doped crystalline silicon base layer, wherein the passivation layer comprises intrinsic amorphous silicon, silicon-oxide, or both;
forming a heavily doped amorphous silicon emitter layer adjacent to the passivation layer, wherein a doping type of the heavily doped amorphous silicon emitter layer is opposite to that of the lightly doped crystalline silicon base layer, thereby creating a built-in electrical field which separates the carriers generated in the base layer from light absorption;
forming a transparent-conducting-oxide layer adjacent to the heavily doped amorphous silicon emitter layer as an anti-reflective layer; and
forming an ohmic-contact electrode coupled to the transparent-conducting-oxide layer.
10. The method of claim 9, wherein the heavily doped silicon surface field and barrier layer has a doping concentration greater than 1×1017/cm3.
11. The method of claim 9, further comprising texturizing a surface of the lightly doped crystalline silicon base layer.
12. The method of claim 9, wherein the passivation layer has a thickness between 1 nm and 15 nm.
13. The method of claim 9, wherein the heavily doped amorphous silicon emitter layer has a doping concentration greater than 1×1017/cm3.
14. The method of claim 9, wherein the heavily doped amorphous silicon emitter layer has a doping concentration less than 1×1020/cm3.
15. The method of claim 9, wherein the heavily doped silicon surface field and barrier layer and the lightly doped crystalline silicon base layer are n-type doped, and wherein the heavily doped amorphous silicon emitter layer is p-type doped.
16. The method of claim 9, wherein the heavily doped silicon surface field and barrier layer and the lightly doped crystalline silicon base layer are p-type doped, and wherein the heavily doped amorphous silicon emitter layer is n-type doped.
US14/525,140 2009-03-10 2014-10-27 Heterojunction solar cell based on epitaxial crystalline-silicon thin film on metallurgical silicon substrate design Abandoned US20150040975A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US12/401,314 US8283557B2 (en) 2009-03-10 2009-03-10 Heterojunction solar cell based on epitaxial crystalline-silicon thin film on metallurgical silicon substrate design
US13/626,740 US8872020B2 (en) 2009-03-10 2012-09-25 Heterojunction solar cell based on epitaxial crystalline-silicon thin film on metallurgical silicon substrate design
US14/525,140 US20150040975A1 (en) 2009-03-10 2014-10-27 Heterojunction solar cell based on epitaxial crystalline-silicon thin film on metallurgical silicon substrate design

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US14/525,140 US20150040975A1 (en) 2009-03-10 2014-10-27 Heterojunction solar cell based on epitaxial crystalline-silicon thin film on metallurgical silicon substrate design

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US13/626,740 Continuation US8872020B2 (en) 2009-03-10 2012-09-25 Heterojunction solar cell based on epitaxial crystalline-silicon thin film on metallurgical silicon substrate design

Publications (1)

Publication Number Publication Date
US20150040975A1 true US20150040975A1 (en) 2015-02-12

Family

ID=42729021

Family Applications (3)

Application Number Title Priority Date Filing Date
US12/401,314 Active 2030-12-12 US8283557B2 (en) 2009-03-10 2009-03-10 Heterojunction solar cell based on epitaxial crystalline-silicon thin film on metallurgical silicon substrate design
US13/626,740 Active 2029-04-17 US8872020B2 (en) 2009-03-10 2012-09-25 Heterojunction solar cell based on epitaxial crystalline-silicon thin film on metallurgical silicon substrate design
US14/525,140 Abandoned US20150040975A1 (en) 2009-03-10 2014-10-27 Heterojunction solar cell based on epitaxial crystalline-silicon thin film on metallurgical silicon substrate design

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US12/401,314 Active 2030-12-12 US8283557B2 (en) 2009-03-10 2009-03-10 Heterojunction solar cell based on epitaxial crystalline-silicon thin film on metallurgical silicon substrate design
US13/626,740 Active 2029-04-17 US8872020B2 (en) 2009-03-10 2012-09-25 Heterojunction solar cell based on epitaxial crystalline-silicon thin film on metallurgical silicon substrate design

Country Status (3)

Country Link
US (3) US8283557B2 (en)
CN (1) CN102334194A (en)
WO (1) WO2010104726A2 (en)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9012766B2 (en) 2009-11-12 2015-04-21 Silevo, Inc. Aluminum grid as backside conductor on epitaxial silicon thin film solar cells
NL2004065C2 (en) * 2010-01-06 2011-07-07 Stichting Energie Solar panel module and method for manufacturing such a solar panel module.
US9214576B2 (en) 2010-06-09 2015-12-15 Solarcity Corporation Transparent conducting oxide for photovoltaic devices
US9773928B2 (en) 2010-09-10 2017-09-26 Tesla, Inc. Solar cell with electroplated metal grid
US9800053B2 (en) 2010-10-08 2017-10-24 Tesla, Inc. Solar panels with integrated cell-level MPPT devices
TWI463682B (en) * 2011-03-02 2014-12-01 Nat Univ Tsing Hua Heterojunction solar cell having intrinsic amorphous silicon film
US20120247543A1 (en) * 2011-03-31 2012-10-04 Integrated Photovoltaic, Inc. Photovoltaic Structure
US9054256B2 (en) 2011-06-02 2015-06-09 Solarcity Corporation Tunneling-junction solar cell with copper grid for concentrated photovoltaic application
CN103022166A (en) * 2011-09-28 2013-04-03 杭州赛昂电力有限公司 Solar cell taking copper-clad aluminum wire as back electrode and producing process of solar cell
US20130104964A1 (en) * 2011-10-26 2013-05-02 Jyi-Tsong LIN Solar cell and solar cell module and methods for manufacturing the sames
MX342532B (en) 2012-10-04 2016-09-30 Solarcity Corp Photovoltaic devices with electroplated metal grids.
US9865754B2 (en) 2012-10-10 2018-01-09 Tesla, Inc. Hole collectors for silicon photovoltaic cells
US9281436B2 (en) 2012-12-28 2016-03-08 Solarcity Corporation Radio-frequency sputtering system with rotary target for fabricating solar cells
US9412884B2 (en) 2013-01-11 2016-08-09 Solarcity Corporation Module fabrication of solar cells with low resistivity electrodes
WO2014110520A1 (en) 2013-01-11 2014-07-17 Silevo, Inc. Module fabrication of solar cells with low resistivity electrodes
US10074755B2 (en) 2013-01-11 2018-09-11 Tesla, Inc. High efficiency solar panel
CN103928294B (en) * 2013-01-15 2016-12-28 中芯国际集成电路制造(上海)有限公司 The wafer preprocess method of selective epitaxial growth germanium silicon
KR101975580B1 (en) * 2013-03-19 2019-05-07 엘지전자 주식회사 Solar cell
US9624595B2 (en) 2013-05-24 2017-04-18 Solarcity Corporation Electroplating apparatus with improved throughput
CN104465346B (en) * 2013-09-17 2017-12-01 中芯国际集成电路制造(上海)有限公司 The method for forming grid
CN104465518B (en) * 2013-09-24 2017-09-22 中芯国际集成电路制造(上海)有限公司 Grid making method
US9783901B2 (en) 2014-03-11 2017-10-10 Macdermid Acumen, Inc. Electroplating of metals on conductive oxide substrates
US10309012B2 (en) 2014-07-03 2019-06-04 Tesla, Inc. Wafer carrier for reducing contamination from carbon particles and outgassing
US9947822B2 (en) 2015-02-02 2018-04-17 Tesla, Inc. Bifacial photovoltaic module using heterojunction solar cells
US9761744B2 (en) 2015-10-22 2017-09-12 Tesla, Inc. System and method for manufacturing photovoltaic structures with a metal seed layer
US9842956B2 (en) 2015-12-21 2017-12-12 Tesla, Inc. System and method for mass-production of high-efficiency photovoltaic structures
US9496429B1 (en) 2015-12-30 2016-11-15 Solarcity Corporation System and method for tin plating metal electrodes
US10115838B2 (en) 2016-04-19 2018-10-30 Tesla, Inc. Photovoltaic structures with interlocking busbars
CN105932075B (en) * 2016-05-12 2017-07-11 南昌大学 One kind back of the body crystalline silicon heterojunction solar cell and preparation method thereof
US10396219B2 (en) * 2016-06-16 2019-08-27 Arizona Board Of Regents On Behalf Of Arizona State University Transparent conductive oxide in silicon heterojunction solar cells
TWI610455B (en) * 2016-12-30 2018-01-01 Method for manufacturing heterojunction thin intrinsic layer solar cell

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100300507A1 (en) * 2009-06-02 2010-12-02 Sierra Solar Power, Inc. High efficiency low cost crystalline-si thin film solar module

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3969163A (en) * 1974-09-19 1976-07-13 Texas Instruments Incorporated Vapor deposition method of forming low cost semiconductor solar cells including reconstitution of the reacted gases
US4124410A (en) * 1977-11-21 1978-11-07 Union Carbide Corporation Silicon solar cells with low-cost substrates
US4571448A (en) * 1981-11-16 1986-02-18 University Of Delaware Thin film photovoltaic solar cell and method of making the same
US4431858A (en) * 1982-05-12 1984-02-14 University Of Florida Method of making quasi-grain boundary-free polycrystalline solar cell structure and solar cell structure obtained thereby
JPH04245683A (en) * 1991-01-31 1992-09-02 Tonen Corp Manufacture of solar cell
JPH07249788A (en) * 1994-03-11 1995-09-26 Tonen Corp Solar cell
DE10042733A1 (en) * 2000-08-31 2002-03-28 Inst Physikalische Hochtech Ev Multicrystalline laser-crystallized silicon thin film solar cell on a transparent substrate
EP1398837A1 (en) * 2002-09-09 2004-03-17 Interuniversitair Microelektronica Centrum (Imec) Photovoltaic device
JP2005159312A (en) * 2003-11-05 2005-06-16 Canon Inc Base material of polycrystalline silicon substrate for solar battery, and the polycrystalline silicon substrate for solar battery
DE102005013668B3 (en) * 2005-03-14 2006-11-16 Universität Stuttgart Solar cell
CN100459177C (en) * 2005-09-02 2009-02-04 中国科学院研究生院 Nano silicon/monocrystalline silicon heterojunction solar cell and preparation method thereof
ES2382924T3 (en) * 2007-07-18 2012-06-14 Imec Method to produce an emitter structure and emitter structures that result from it
KR101492946B1 (en) * 2007-07-26 2015-02-13 주성엔지니어링(주) Crystalline silicon solar cell and manufacturing method and system thereof
US20090255574A1 (en) * 2008-04-14 2009-10-15 Sierra Solar Power, Inc. Solar cell fabricated by silicon liquid-phase deposition
TWI513014B (en) 2008-05-19 2015-12-11 Tatung Co High performance optoelectronic device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100300507A1 (en) * 2009-06-02 2010-12-02 Sierra Solar Power, Inc. High efficiency low cost crystalline-si thin film solar module

Also Published As

Publication number Publication date
WO2010104726A2 (en) 2010-09-16
US20100229927A1 (en) 2010-09-16
CN102334194A (en) 2012-01-25
US8283557B2 (en) 2012-10-09
US20130112265A1 (en) 2013-05-09
US8872020B2 (en) 2014-10-28
WO2010104726A3 (en) 2011-01-06

Similar Documents

Publication Publication Date Title
US6750394B2 (en) Thin-film solar cell and its manufacturing method
US5641362A (en) Structure and fabrication process for an aluminum alloy junction self-aligned back contact silicon solar cell
Miles et al. Inorganic photovoltaic cells
US7943416B2 (en) Local heterostructure contacts
KR101521326B1 (en) Solar cell
US9054256B2 (en) Tunneling-junction solar cell with copper grid for concentrated photovoltaic application
US8957300B2 (en) Substrate for photoelectric conversion device, photoelectric conversion device, and stacked photoelectric conversion device
JP5409007B2 (en) High efficiency solar cell and preparation method thereof
EP1944811A2 (en) Multilayered film-nanowire composite, bifacial, and tandem solar cells
JP2005101240A (en) Photosensor and its manufacturing method
US8802972B2 (en) Photoelectric conversion device and manufacturing method thereof
US7199303B2 (en) Optical energy conversion apparatus
US8435825B2 (en) Methods for fabrication of nanowall solar cells and optoelectronic devices
US20090151782A1 (en) Hetero-junction silicon solar cell and fabrication method thereof
CA2716402C (en) Solar cell having crystalline silicon p-n homojunction and amorphous silicon heterojunctions for surface passivation
JP4070483B2 (en) Photovoltaic device and manufacturing method thereof
EP1873840A1 (en) Photovoltaic device which includes all-back-contact configuration; and related fabrication processes
EP1271661B1 (en) Photovoltaic device
US8916768B2 (en) Surface passivation of silicon based wafers
JP3998619B2 (en) Photovoltaic element and manufacturing method thereof
Tanaka et al. Development of HIT solar cells with more than 21% conversion efficiency and commercialization of highest performance HIT modules
CN100431177C (en) Photovoltaic cell and method of fabricating the same
CN101183689B (en) Graded hybrid amorphous silicon nanowire solar cells
EP2077584A2 (en) Passivation layer structure of solar cell and fabricating method thereof
US20050092357A1 (en) Hybrid window layer for photovoltaic cells

Legal Events

Date Code Title Description
AS Assignment

Owner name: SILEVO, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YU, CHENTAO;HENG, JIUNN BENJAMIN;XU, ZHENG;AND OTHERS;SIGNING DATES FROM 20141103 TO 20150116;REEL/FRAME:035220/0213

AS Assignment

Owner name: SOLARCITY CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SILEVO LLC;REEL/FRAME:035559/0179

Effective date: 20150421

AS Assignment

Owner name: SILEVO, LLC, CALIFORNIA

Free format text: MERGER AND CHANGE OF NAME;ASSIGNORS:SILEVO, INC.;SUNFLOWER ACQUISITION LLC;REEL/FRAME:037557/0403

Effective date: 20150331

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION