US20150026975A1 - Multilayer printed wiring board - Google Patents
Multilayer printed wiring board Download PDFInfo
- Publication number
- US20150026975A1 US20150026975A1 US14/449,322 US201414449322A US2015026975A1 US 20150026975 A1 US20150026975 A1 US 20150026975A1 US 201414449322 A US201414449322 A US 201414449322A US 2015026975 A1 US2015026975 A1 US 2015026975A1
- Authority
- US
- United States
- Prior art keywords
- thermal
- low
- wiring board
- printed wiring
- multilayer printed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000000758 substrate Substances 0.000 claims abstract description 227
- 238000009413 insulation Methods 0.000 claims abstract description 138
- 229920005989 resin Polymers 0.000 claims abstract description 131
- 239000011347 resin Substances 0.000 claims abstract description 131
- 239000004020 conductor Substances 0.000 claims abstract description 92
- 239000000463 material Substances 0.000 claims abstract description 86
- 230000000149 penetrating effect Effects 0.000 claims abstract description 31
- 239000004065 semiconductor Substances 0.000 claims abstract description 21
- 238000000034 method Methods 0.000 claims description 74
- 238000004519 manufacturing process Methods 0.000 claims description 63
- 229910000679 solder Inorganic materials 0.000 claims description 46
- 239000011810 insulating material Substances 0.000 claims 1
- 239000000945 filler Substances 0.000 abstract description 6
- 239000010410 layer Substances 0.000 description 273
- 239000011229 interlayer Substances 0.000 description 86
- 239000011162 core material Substances 0.000 description 72
- 239000010408 film Substances 0.000 description 63
- 238000007747 plating Methods 0.000 description 33
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 24
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 22
- 229910052751 metal Inorganic materials 0.000 description 22
- 239000002184 metal Substances 0.000 description 22
- 239000010703 silicon Substances 0.000 description 22
- 229910052710 silicon Inorganic materials 0.000 description 22
- 239000010949 copper Substances 0.000 description 19
- 229910052802 copper Inorganic materials 0.000 description 18
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 15
- 235000012239 silicon dioxide Nutrition 0.000 description 12
- 239000000377 silicon dioxide Substances 0.000 description 12
- 229910052681 coesite Inorganic materials 0.000 description 11
- 229910052906 cristobalite Inorganic materials 0.000 description 11
- 239000011295 pitch Substances 0.000 description 11
- 229910052682 stishovite Inorganic materials 0.000 description 11
- 229910052718 tin Inorganic materials 0.000 description 11
- 229910052905 tridymite Inorganic materials 0.000 description 11
- 229920002799 BoPET Polymers 0.000 description 10
- 229910052581 Si3N4 Inorganic materials 0.000 description 9
- 230000001681 protective effect Effects 0.000 description 9
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 8
- 238000005530 etching Methods 0.000 description 8
- 238000010030 laminating Methods 0.000 description 8
- 239000011521 glass Substances 0.000 description 7
- 238000004544 sputter deposition Methods 0.000 description 7
- 239000010409 thin film Substances 0.000 description 7
- CURLTUGMZLYLDI-UHFFFAOYSA-N Carbon dioxide Chemical compound O=C=O CURLTUGMZLYLDI-UHFFFAOYSA-N 0.000 description 6
- 239000004744 fabric Substances 0.000 description 6
- 238000001312 dry etching Methods 0.000 description 5
- JYEUMXHLPRZUAT-UHFFFAOYSA-N 1,2,3-triazine Chemical compound C1=CN=NN=C1 JYEUMXHLPRZUAT-UHFFFAOYSA-N 0.000 description 4
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 4
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 4
- 239000012792 core layer Substances 0.000 description 4
- 230000007423 decrease Effects 0.000 description 4
- 239000007789 gas Substances 0.000 description 4
- 239000010931 gold Substances 0.000 description 4
- 239000007788 liquid Substances 0.000 description 4
- 238000002161 passivation Methods 0.000 description 4
- 230000002093 peripheral effect Effects 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- XQUPVDVFXZDTLT-UHFFFAOYSA-N 1-[4-[[4-(2,5-dioxopyrrol-1-yl)phenyl]methyl]phenyl]pyrrole-2,5-dione Chemical compound O=C1C=CC(=O)N1C(C=C1)=CC=C1CC1=CC=C(N2C(C=CC2=O)=O)C=C1 XQUPVDVFXZDTLT-UHFFFAOYSA-N 0.000 description 3
- ZWEHNKRNPOVVGH-UHFFFAOYSA-N 2-Butanone Chemical compound CCC(C)=O ZWEHNKRNPOVVGH-UHFFFAOYSA-N 0.000 description 3
- 239000004593 Epoxy Substances 0.000 description 3
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 229910002092 carbon dioxide Inorganic materials 0.000 description 3
- 239000000919 ceramic Substances 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 238000009826 distribution Methods 0.000 description 3
- 238000007772 electroless plating Methods 0.000 description 3
- 238000009713 electroplating Methods 0.000 description 3
- 239000011888 foil Substances 0.000 description 3
- 239000011368 organic material Substances 0.000 description 3
- 229920003192 poly(bis maleimide) Polymers 0.000 description 3
- 229920001721 polyimide Polymers 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 230000008646 thermal stress Effects 0.000 description 3
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 3
- KLSJWNVTNUYHDU-UHFFFAOYSA-N Amitrole Chemical compound NC1=NC=NN1 KLSJWNVTNUYHDU-UHFFFAOYSA-N 0.000 description 2
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 239000001569 carbon dioxide Substances 0.000 description 2
- 239000003054 catalyst Substances 0.000 description 2
- 239000011889 copper foil Substances 0.000 description 2
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 2
- KZHJGOXRZJKJNY-UHFFFAOYSA-N dioxosilane;oxo(oxoalumanyloxy)alumane Chemical compound O=[Si]=O.O=[Si]=O.O=[Al]O[Al]=O.O=[Al]O[Al]=O.O=[Al]O[Al]=O KZHJGOXRZJKJNY-UHFFFAOYSA-N 0.000 description 2
- 238000003618 dip coating Methods 0.000 description 2
- 239000006185 dispersion Substances 0.000 description 2
- 230000005611 electricity Effects 0.000 description 2
- LZCLXQDLBQLTDK-UHFFFAOYSA-N ethyl 2-hydroxypropanoate Chemical compound CCOC(=O)C(C)O LZCLXQDLBQLTDK-UHFFFAOYSA-N 0.000 description 2
- -1 for example Chemical compound 0.000 description 2
- 229910010272 inorganic material Inorganic materials 0.000 description 2
- 239000011147 inorganic material Substances 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 229910052863 mullite Inorganic materials 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 229910052763 palladium Inorganic materials 0.000 description 2
- 239000005011 phenolic resin Substances 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 239000009719 polyimide resin Substances 0.000 description 2
- 239000011241 protective layer Substances 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- 239000000243 solution Substances 0.000 description 2
- 238000004528 spin coating Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- 229920005992 thermoplastic resin Polymers 0.000 description 2
- 229920001187 thermosetting polymer Polymers 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- KFJDQPJLANOOOB-UHFFFAOYSA-N 2h-benzotriazole-4-carboxylic acid Chemical compound OC(=O)C1=CC=CC2=NNN=C12 KFJDQPJLANOOOB-UHFFFAOYSA-N 0.000 description 1
- WSNKEJIFARPOSQ-UHFFFAOYSA-N 3-[4-(aminomethyl)-6-(trifluoromethyl)pyridin-2-yl]oxy-N-(1-benzothiophen-2-ylmethyl)benzamide Chemical compound NCC1=CC(=NC(=C1)C(F)(F)F)OC=1C=C(C(=O)NCC2=CC3=C(S2)C=CC=C3)C=CC=1 WSNKEJIFARPOSQ-UHFFFAOYSA-N 0.000 description 1
- MZSAMHOCTRNOIZ-UHFFFAOYSA-N 3-[4-(aminomethyl)-6-(trifluoromethyl)pyridin-2-yl]oxy-N-phenylaniline Chemical compound NCC1=CC(=NC(=C1)C(F)(F)F)OC=1C=C(NC2=CC=CC=C2)C=CC=1 MZSAMHOCTRNOIZ-UHFFFAOYSA-N 0.000 description 1
- RZVAJINKPMORJF-UHFFFAOYSA-N Acetaminophen Chemical compound CC(=O)NC1=CC=C(O)C=C1 RZVAJINKPMORJF-UHFFFAOYSA-N 0.000 description 1
- MPUHKVIUPZVNQT-UHFFFAOYSA-N CNC(=O)N.N1N=NC2=C1C=CC=C2 Chemical compound CNC(=O)N.N1N=NC2=C1C=CC=C2 MPUHKVIUPZVNQT-UHFFFAOYSA-N 0.000 description 1
- JPVYNHNXODAKFH-UHFFFAOYSA-N Cu2+ Chemical compound [Cu+2] JPVYNHNXODAKFH-UHFFFAOYSA-N 0.000 description 1
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 description 1
- 229920000877 Melamine resin Polymers 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 229910004166 TaN Inorganic materials 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 239000002313 adhesive film Substances 0.000 description 1
- 239000012790 adhesive layer Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910052797 bismuth Inorganic materials 0.000 description 1
- 230000003197 catalytic effect Effects 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 229910001431 copper ion Inorganic materials 0.000 description 1
- 229910052878 cordierite Inorganic materials 0.000 description 1
- 239000007822 coupling agent Substances 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- JSKIRARMQDRGJZ-UHFFFAOYSA-N dimagnesium dioxido-bis[(1-oxido-3-oxo-2,4,6,8,9-pentaoxa-1,3-disila-5,7-dialuminabicyclo[3.3.1]nonan-7-yl)oxy]silane Chemical compound [Mg++].[Mg++].[O-][Si]([O-])(O[Al]1O[Al]2O[Si](=O)O[Si]([O-])(O1)O2)O[Al]1O[Al]2O[Si](=O)O[Si]([O-])(O1)O2 JSKIRARMQDRGJZ-UHFFFAOYSA-N 0.000 description 1
- 229920001971 elastomer Polymers 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 229940116333 ethyl lactate Drugs 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 229910052839 forsterite Inorganic materials 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- MSNOMDLPLDYDME-UHFFFAOYSA-N gold nickel Chemical compound [Ni].[Au] MSNOMDLPLDYDME-UHFFFAOYSA-N 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 229910052745 lead Inorganic materials 0.000 description 1
- LQBJWKCYZGMFEV-UHFFFAOYSA-N lead tin Chemical compound [Sn].[Pb] LQBJWKCYZGMFEV-UHFFFAOYSA-N 0.000 description 1
- HCWCAKKEBCNQJP-UHFFFAOYSA-N magnesium orthosilicate Chemical compound [Mg+2].[Mg+2].[O-][Si]([O-])([O-])[O-] HCWCAKKEBCNQJP-UHFFFAOYSA-N 0.000 description 1
- JDSHMPZPIAZGSV-UHFFFAOYSA-N melamine Chemical compound NC1=NC(N)=NC(N)=N1 JDSHMPZPIAZGSV-UHFFFAOYSA-N 0.000 description 1
- 229940032007 methylethyl ketone Drugs 0.000 description 1
- 239000011259 mixed solution Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910000510 noble metal Inorganic materials 0.000 description 1
- 229920003986 novolac Polymers 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 239000005297 pyrex Substances 0.000 description 1
- 230000003014 reinforcing effect Effects 0.000 description 1
- 238000007788 roughening Methods 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 230000035882 stress Effects 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
- 238000001771 vacuum deposition Methods 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/429—Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5383—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0271—Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/183—Components mounted in and supported by recessed areas of the printed circuit board
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0183—Dielectric layers
- H05K2201/0187—Dielectric layers with regions of different dielectrics in the same layer, e.g. in a printed capacitor for locally changing the dielectric properties
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/06—Thermal details
- H05K2201/068—Thermal details wherein the coefficient of thermal expansion is important
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4688—Composite multilayer circuits, i.e. comprising insulating layers having different properties
- H05K3/4694—Partitioned multilayer circuits having adjacent regions with different properties, e.g. by adding or inserting locally circuit layers having a higher circuit density
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
Definitions
- the present invention is related to a multilayer printed wiring board with a built-in low-thermal-expansion substrate; especially to a multilayer printed wiring board preferred to be used as a packaging substrate for mounting an IC chip.
- Interposer body 20 in FIG. 2 is made of silicon, via conductors 27 penetrating the silicon are connected to the electrodes of an IC chip, and a wiring layer is formed on the surface of the silicon substrate opposite the IC chip.
- the contents of this publication are incorporated herein by reference in their entirety.
- a multilayer printed wiring board includes a core base material having a penetrating portion, a low-thermal-expansion substrate accommodated inside the penetrating portion of the core base material and having a first surface for mounting a semiconductor element and a second surface on the opposite side of the first surface, a first through-hole conductor provided inside the low-thermal-expansion substrate and provided for electrical connection between the first surface and the second surface of the low-thermal-expansion substrate, a filler filled in a gap between the low-thermal-expansion substrate and an inner wall of the core base material, and a wiring layer formed on at least one of the first surface and the second surface of the low-thermal-expansion substrate and having a resin insulation layer and a conductive layer.
- the wiring layer has a via conductor connecting the first through-hole conductor and the conductive layer.
- a multilayer printed wiring board includes a core base material having a penetrating portion and having a first surface and a second surface on the opposite side of the first surface, a low-thermal-expansion substrate accommodated inside the penetrating portion of the core base material and having a first surface for mounting a semiconductor element and a second surface on the opposite side of the first surface, a filler filled in a gap between the low-thermal-expansion substrate and an inner wall of the core base material, a first wiring layer formed on the first surface of the low-thermal-expansion substrate and having a first insulation layer and a first conductive layer, a second wiring layer formed on the first surface of the core base material and on the first surface of the low-thermal-expansion substrate and having an opening exposing a semiconductor-mounting surface, and a through-hole conductor formed inside the core base material and provided for electrical connection between the first surface and the second surface of the core base material.
- the second wiring layer includes a second insulation layer
- a method for manufacturing a multilayer printed wiring board includes providing a core base material with a penetrating portion on a support material, mounting a low-thermal-expansion substrate with a through-hole conductor on the support material exposed through the penetrating portion of the core base material, filling a filler in a gap between the mounted low-thermal-expansion substrate and an inner wall of the core base material and securing the low-thermal-expansion substrate, laminating a conductive layer and an insulation layer on the low-thermal-expansion substrate and the core base material, while forming inside the insulation layer a via conductor that connects the conductive layer and the through-hole conductor, and after securing the low-thermal-expansion substrate, removing the support material.
- FIG. 1 are views showing the steps for manufacturing a multilayer printed wiring board according to the first example of the present invention
- FIG. 2 are views showing the steps for manufacturing a multilayer printed wiring board according to the first example
- FIG. 3A is a cross-sectional view showing a multilayer printed wiring board according to the first example
- FIG. 3B is a cross-sectional view showing a multilayer printed wiring board according to the first modified example of the first example
- FIG. 3C is a cross-sectional view showing a multilayer printed wiring board according to the second modified example of the first example
- FIGS. 4A and 4C each illustrate a peripheral portion of a low-thermal-expansion substrate in a multilayer printed wiring board according to the first example
- FIGS. 4B and 4D each illustrate a peripheral portion of a low-thermal-expansion substrate according to the first modified example of the first example
- FIG. 5 are views showing the steps for manufacturing a low-thermal-expansion substrate in a multilayer printed wiring board according to the second example of the present invention.
- FIG. 6 are views showing the steps for manufacturing a low-thermal-expansion substrate in a multilayer printed wiring board according to the second example
- FIG. 7 are views showing the steps for manufacturing a low-thermal-expansion substrate in a multilayer printed wiring board according to the second example
- FIG. 8 are views showing the steps for manufacturing a multilayer printed wiring board according to the second example.
- FIG. 9 are views showing the steps for manufacturing a multilayer printed wiring board according to the second example.
- FIG. 10A is a cross-sectional view showing a resin substrate that forms a low-thermal-expansion substrate of the second example
- FIG. 10B is a cross-sectional view showing a multilayer printed wiring board according to the second example.
- FIGS. 11A and 11B are cross-sectional views each showing a resin substrate that forms a low-thermal-expansion substrate according to a modified example of the second example;
- FIG. 11C is a cross-sectional view showing a multilayer printed wiring board according to a modified example of the second example
- FIG. 12 are views showing the steps of a method for manufacturing a multilayer printed wiring board according to the third example of the present invention.
- FIG. 13 are views showing the steps of a method for manufacturing a multilayer printed wiring board according to the third example.
- FIG. 14 is a cross-sectional view showing a multilayer printed wiring board according to the third example.
- FIG. 15 is a magnified cross-sectional view showing the portion surrounded by Circle “C” in FIG. 14 ;
- FIG. 16 are views showing the steps of a method for manufacturing a low-thermal-expansion substrate according to the third example.
- FIG. 17 are views showing the steps of a method for manufacturing a low-thermal-expansion substrate according to the third example.
- FIG. 18 are views showing the steps of a method for manufacturing a low-thermal-expansion substrate according to the third example.
- FIG. 19 are views showing the steps of a method for manufacturing a low-thermal-expansion substrate according to the third example.
- FIG. 20 are views showing the steps of a method for manufacturing a low-thermal-expansion substrate according to the third example.
- FIG. 21 are views showing the steps of a method for manufacturing a low-thermal-expansion substrate according to the third example.
- FIG. 22 are views showing the steps of a method for manufacturing a low-thermal-expansion substrate according to the third example.
- FIG. 23 are views showing the steps of a method for manufacturing a low-thermal-expansion substrate according to the fourth example of the present invention.
- FIG. 24 are views showing the steps of a method for manufacturing a multilayer printed wiring board according to the fourth example.
- FIG. 25A is a view showing the steps of a method for manufacturing a multilayer printed wiring board according to the first modified example of the fourth example;
- FIG. 25B is a view showing the steps of a method for manufacturing a multilayer printed wiring board according to the second modified example of the fourth example;
- FIG. 25C is a view showing the steps of a method for manufacturing a multilayer printed wiring board according to the third modified example of the fourth example.
- FIG. 26 is a cross-sectional view showing a multilayer printed wiring board according to the fifth example of the present invention.
- FIG. 27 are views showing the steps of a method for manufacturing a multilayer printed wiring board according to the fifth example.
- a multilayer printed wiring board according to the first example of the present invention is described with reference to FIG. 3A .
- low-thermal-expansion substrate 50 which is made of resin with an approximate thermal expansion coefficient of 3 ppm, is accommodated in penetrating section ( 12 a ) of core base material 12 .
- conductive circuits 66 are formed, and solder-resist layer ( 28 U) is formed on conductive circuits 66 .
- openings ( 28 a ) exposing parts of conductive circuits 66 are formed.
- Solder bumps ( 32 U) are formed in openings ( 28 a ).
- Parts of conductive circuits 66 exposed through openings ( 28 a ) work as “mounting pads” for mounting a semiconductor element.
- the pitch between such mounting pads is set at 30-150 ⁇ m.
- the pitch is preferred to be set at 40-80 ⁇ m.
- IC chip 100 and IC chip 110 are mounted by means of solder bumps ( 32 U).
- the number of IC chips to be mounted is not limited to any specific number; namely, it may be one or it may be three or more.
- Interlayer resin insulation layer 36 is formed on the lower-surface side (second-surface side) of low-thermal-expansion substrate 50 and core base material 12 . Part of interlayer resin insulation layer 36 is inside penetrating section ( 12 a ) of core base material 12 and fixes low-thermal-expansion substrate 50 inside penetrating section ( 12 a ). Conductive circuits 38 are formed on interlayer resin insulation layer 36 . Conductive circuits 38 and conductive circuits 66 are electrically connected by means of through-hole conductors 40 that penetrate low-thermal-expansion substrate 50 and interlayer resin insulation layer 36 . The diameter of through-hole conductors 40 is preferred to be set at 50-300 ⁇ m.
- the pitch among through-hole conductors 40 is preferred to be set at 30-200 ⁇ m. If the pitch of through-hole conductors 40 is in such a range, insulation between adjacent through-hole conductors 40 may be ensured. In addition, if such through-hole conductors are used for power-source and ground lines, loop inductance may decrease and excellent electrical characteristics may be achieved.
- through-hole conductors 40 are formed in a zigzag or grid array. If the diameter of through-hole conductors 40 becomes smaller (for example, 100 ⁇ m or smaller), conductor resistance rises and the amount of heat generated in through-hole conductors 40 increases. Thus, by forming through-hole conductors 40 in a zigzag or grid array, distribution of temperature in low-thermal-expansion substrate 50 becomes uniform and stress concentration on certain spots may be suppressed.
- interlayer resin insulation layer 42 is formed, and conductive circuits 44 formed on interlayer resin insulation layer 42 and lower-layer conductive circuits 38 are connected by means of via conductors 46 formed in interlayer resin insulation layer 42 .
- solder-resist layer ( 28 D) is formed in which openings ( 28 a ) are formed to expose parts of conductive circuits 44 .
- Parts of conductive circuits 44 exposed through openings ( 28 a ) are “connection pads” that contribute to electrical connection to other substrates.
- the pitch of connection pads is set greater than the pitch of through-hole conductors 40 , namely in the range of 50-300 ⁇ m. Connection pads are formed directly on via conductors 46 or on conductive circuits 44 extended from via conductors 46 .
- solder bumps ( 32 D) are formed on such connection pads.
- multilayer printed wiring board 10 is mounted on another printed wiring board which is not shown in the drawing.
- FIG. 4A shows tapered surface ( 50 E) formed between the upper and side surfaces of low-thermal-expansion substrate 50 ; and
- FIG. 4C shows tapered surface ( 50 e ) formed between the side surfaces of the low-thermal-expansion substrate.
- FIGS. 1 and 2 A method for manufacturing a multilayer printed wiring board according to the first example is described with reference to FIGS. 1 and 2 showing the manufacturing steps.
- low-thermal-expansion substrate 50 (brand name XENOMAX made by Toyobo Co., Ltd.) having conductive circuits 66 formed on its lower surface is accommodated in a penetrating section of core base material 12 placed on PET film 88 .
- core base material 12 is formed by laminating multiple sheets of prepreg, which is made by impregnating an approximately 0.8-mm thick core such as glass fabric with resin such as epoxy or bismaleimide triazine (BT) resin and by curing such resin.
- resin film for interlayer resin insulation layers (brand name ABF-45SH, made by Ajinomoto Fine-Techno Co., Inc.) is placed on low-thermal-expansion substrate 50 and core base material 12 , preliminarily pressed under predetermined conditions and cut to size. After that, the film is laminated using a vacuum laminator under the following method to form interlayer resin insulation layer 36 . During that time, part of interlayer resin insulation layer 36 is filled in the penetrating section ( FIG. 1B ).
- openings 18 are formed to penetrate interlayer resin insulation layer 36 and low-thermal-expansion substrate 50 and reach conductive circuits 66 ( FIG. 1C ). Openings 18 are formed using an excimer laser, UV laser or carbon-dioxide laser. For example, conditions when using a UV laser with a wavelength of 355 nm are frequency 10 kHz, pulse width 10 microseconds and number of shots 10-20.
- through-hole conductors 40 are formed by filling openings 18 with plating by a known method
- conductive circuits 38 with a predetermined pattern are formed on interlayer resin insulation layer 36 ( FIG. 1D ).
- Forming through-hole conductors 40 and conductive circuits 38 is the same as forming through-hole conductors described later in the second example; first, a power-source layer is formed by electroless plating or sputtering, plating resist is formed on the power-source layer, electrolytic plating is performed on areas where the plating resist is not formed, the plating resist is removed, and the power-source layer under the plating resist is removed.
- interlayer resin insulation layer 42 is formed on interlayer resin insulation layer 36 .
- conductive circuits 44 are formed on interlayer resin insulation layer 42 .
- via conductors 46 are formed to connect conductive circuits 44 and conductive circuits 38 ( FIG. 1E ).
- solder resist ( 28 a ) is applied on interlayer resin insulation layer 42 ( FIG. 1F ). Then, after removing PET film 88 , conductive circuits are formed on the exposed first surface of low-thermal-expansion substrate 50 . After that, solder resist ( 28 a ) is applied to the first surface of low-thermal-expansion substrate 50 ( FIG. 1G ). At that time, PET film 88 is removed first and then solder resist ( 28 a ) may be applied to both surfaces. In the following, solder resists ( 28 a ) are cured and openings ( 28 a ) are formed at predetermined spots by exposure and development ( FIG. 2A ).
- Nickel or the like is sputtered on solder-resist layer ( 28 U) and openings ( 28 a ) to form seed layer 122 ( FIG. 2B ).
- Resist 124 is applied to seed layer 122 and patterned so that openings ( 28 a ) are exposed ( FIG. 2C ).
- solder plating 32 a is formed on areas where resist 124 is not formed ( FIG. 2D ).
- solder bumps ( 32 U) in openings ( 28 a ) of solder-resist layer ( 28 U) FIG. 2E .
- Solder bumps ( 32 D) are also formed in openings ( 28 a ) of lower solder-resist layer ( 28 D) using the above method ( FIG. 2F ). However, forming solder bumps ( 32 D) may be changed to the following methods: solder paste is printed in openings ( 28 a ) and reflowed; solder balls with a required size are loaded in openings ( 28 a ) and reflowed; and so forth.
- IC chips 100 , 110 are mounted by means of upper-surface solder bumps ( 32 U) ( FIG. 3A ).
- the thermal expansion coefficient of low-thermal-expansion substrate 50 is set in the range of 2.5-10 ppm. Therefore, the difference in thermal expansion coefficients between mounted semiconductor element 100 and low-thermal-expansion substrate 50 is small, and cracks caused by thermal stress due to the difference in their thermal expansion coefficients seldom occur in solder bumps.
- FIG. 3B shows rounded plane ( 50 R) formed between the upper and side surfaces of low-thermal-expansion substrate 50 according to the first modified example of the first example; and FIG. 4D shows rounded plane ( 50 r ) formed between the side surfaces of the low-thermal-expansion substrate.
- low-thermal-expansion substrate 50 is formed without having angles by beveling its peripheral portions.
- a multilayer printed wiring board according to the second modified example of the first example is described with reference to FIG. 3C .
- through-hole conductors 40 penetrate core base material 12 and interlayer resin insulation layer 36 .
- through-hole conductors 40 penetrate low-thermal-expansion substrate 50 , interlayer resin insulation layer 36 and interlayer resin insulation layer 42 .
- low-thermal-expansion substrate 50 made of resin is used in a multilayer printed wiring board of the third modified example of the First Example.
- silicon is used as low-thermal-expansion substrate 50 .
- insulative film is formed on the silicon surface by a thermal oxidation treatment, for example.
- wiring layers may be formed on a silicon substrate having excellent flat surface characteristics, it is easier to form conductive circuits that have excellent accuracy in width and thickness.
- by forming wiring layers on the surfaces with a mirror finish uneven results when forming conductive circuits are suppressed, and dispersion in impedance may be suppressed.
- a multilayer printed wiring board according to the second example of the present invention is described with reference to FIG. 10B .
- low-thermal-expansion substrate 150 which is the same as in the first example, is accommodated in penetrating section ( 12 a ) of core base material 12 .
- Through-hole conductors 158 are formed inside low-thermal-expansion substrate 50 .
- Interlayer resin insulation layer 136 is formed on the upper layer (on the first surface) of low-thermal-expansion substrate 50
- conductive circuits 168 are formed on interlayer resin insulation layer 136 .
- Through-hole conductors 158 and conductive circuits 168 are connected by means of via conductors 164 formed in interlayer resin insulation layer 136 .
- Passivation film 27 is coated on conductive circuits 168 . In openings ( 27 a ) of passivation film 27 , solder bumps ( 32 U) are formed and IC chip 100 is mounted by means of solder bumps ( 32 U).
- Interlayer resin insulation layer ( 36 D) is formed on the lower-surface side (second-surface side) of low-thermal-expansion substrate 50 and core base material 12 .
- Conductive circuits 38 are formed on interlayer resin insulation layer ( 36 D).
- Through-hole conductors 158 and conductive circuits 38 in low-thermal-expansion substrate 50 are connected by means of via conductors 40 formed in interlayer resin insulation layer ( 36 D).
- Interlayer resin insulation layer ( 42 D) is formed on interlayer resin insulation layer ( 36 D), and conductive circuits 44 formed on interlayer resin insulation layer ( 42 D) and lower-layer conductive circuits 38 are connected by means of via conductors 46 formed in interlayer resin insulation layer ( 42 D).
- Solder-resist layer ( 28 D) is formed on interlayer resin insulation layer ( 42 D), and solder bumps ( 32 D) are formed in openings ( 28 a ) of solder-resist layer ( 28 D).
- Multilayer printed wiring board 10 is connected to another printed wiring board, which is not shown in the drawing, by means of solder bumps ( 32 D).
- a method for manufacturing low-thermal-expansion substrate 50 of a multilayer printed wiring board in the Second Example is described with reference to FIGS. 5-7 showing the manufacturing steps.
- through-hole openings ( 150 a ) are formed using a UV laser with a wavelength of 355 nm under the conditions of frequency 10 kHz, pulse width 10 microseconds and number of shots 10-20 ( FIG. 5A ).
- Seed layer 152 is formed by electroless copper plating on the surfaces of low-thermal-expansion substrate 150 including openings ( 150 a ) ( FIG. 5B ).
- electrolytic copper plating is performed using seed layer 152 as a plating lead, electrolytic copper plating is filled in openings ( 150 a ), and electrolytic copper-plated layers ( 156 ) are also formed on the surfaces of low-thermal-expansion substrate 150 ( FIG. 5C ).
- Substrate 150 is inverted and interlayer resin insulation layer ( 136 a ) is formed on the surface which is positioned opposite the incidence plane of the laser beams (FIG. 6 A). Since the first surface (polished surface), which is opposite the incidence plane of the laser beams, has excellent flatness compared with the second surface at which the laser is beamed, it is preferred to mount a semiconductor element on the first surface.
- openings ( 136 a ) reaching through-hole conductors 158 are formed at predetermined spots using a laser ( FIG. 6B ).
- Seed layer 152 made of Ti, Cu or the like is formed by sputtering on the surface of interlayer resin insulation layer 136 and in openings ( 136 a ) ( FIG. 6C ).
- Resist film is applied to seed layer 160 , and the film is exposed and developed to form a predetermined pattern on resist 162 ( FIG. 6D ).
- Electrode Electricity is passed through seed layer 162 and electrolytic copper-plated layer 163 is formed on areas where resist 162 is not formed ( FIG. 6E ). Then, resist 162 is removed ( FIG. 7A ). After that, the seed layer directly under resist layer 162 is dissolved and removed, and via conductors 164 and conductive circuits 168 are formed ( FIG. 7B ).
- the number of layers that form conductive circuits 168 may be two or more.
- Passivation film 27 is formed on substrate 150 ( FIG. 7C ), and openings ( 27 a ) are formed at predetermined spots ( FIG. 7D ). Lastly, solder bumps ( 32 U) are formed in openings ( 27 a ) by the same method as in the first example. Accordingly, low-thermal-expansion substrate 150 is complete ( FIG. 7E ).
- low-thermal-expansion substrate 150 is accommodated so that its first surface faces downward.
- protective layer 159 is formed on the surfaces of passivation film 27 and solder bumps ( 32 U).
- core base material 12 the same as in the first example, is used.
- resin film for interlayer resin insulation layers (brand name: ABF-45SH made by Ajinomoto Fine-Techno Co., Inc.) is placed on low-thermal-expansion substrate 150 and core base material 12 , preliminarily pressed under predetermined conditions and cut to size. After that, the film is laminated using a vacuum laminator under the following method to form interlayer resin insulation layer ( 36 D) ( FIG. 8B ). During that time, the film is also filled in openings ( 12 a ).
- PET film 88 is removed and interlayer resin insulation layer ( 36 U) is formed on the lower surface by laminating resin film for interlayer resin insulation layers (brand name: ABF-45SH made by Ajinomoto Fine-Techno Co., Inc.) ( FIG. 8C ).
- interlayer resin insulation layer ( 36 D) under predetermined conditions. Then, while a seed layer is formed on the surface of interlayer resin insulation layer ( 36 D), plating resist is formed on the seed layer and electrolytic plating is performed on areas where the plating resist is not formed. After the plating resist is removed, the seed layer under the plating resist is removed. Accordingly, via conductors 40 and conductive circuits 38 are formed ( FIG. 8D ).
- Upper interlayer resin insulation layer ( 42 D) is formed on interlayer resin insulation layer ( 36 D) by laminating resin film for interlayer resin insulation layers (brand name: ABF-45SH made by Ajinomoto Fine-Techno Co., Inc.) ( FIG. 8E ).
- interlayer resin insulation layer ( 42 D) via conductors 46 are formed in interlayer resin insulation layer ( 42 D); and conductive circuits 44 are formed on interlayer resin insulation layer ( 42 D).
- solder-resist layer ( 28 D) is formed on interlayer resin insulation layer ( 42 D) and conductive circuits 44 ( FIG. 9A ).
- Guide holes 45 penetrating interlayer resin insulation layers are formed by laser ( FIG. 9B ).
- protective layer 159 on low-thermal-expansion substrate 150 is removed and IC chip 100 is mounted by means of upper-surface solder bumps ( 32 U) ( FIG. 9D ). Though not shown in the drawing, areas surrounding IC chip 100 are encapsulated with underfill resin.
- a multilayer printed wiring board according to the first modified example of the second example is described with reference to FIG. 11 .
- FIG. 11C shows a multilayer printed wiring board according to the first modified example of the second example
- FIG. 11A shows low-thermal-expansion substrate 150 to be used for the multilayer printed wiring board of the present modified example
- low-thermal-expansion substrate 150 is formed with a sheet of resin film.
- low-thermal-expansion substrate 150 is formed by a pair of resin films ( 150 a , 150 a ) adhered with adhesive ( 15013 ).
- Through-hole openings ( 150 a ) are formed by a laser in low-thermal-expansion substrate 150 as shown in FIG. 11B . Since the rest of the manufacturing process is the same as in the Second Example described above with reference to FIGS. 5-9 , its description is omitted here.
- low-thermal-expansion substrate 50 made of resin is used in a multilayer printed wiring board of the third modified example of the first example.
- silicon is used as low-thermal-expansion substrate 50 .
- insulative film is formed on the silicon surface by a thermal oxidation treatment, for example.
- wiring layers may be formed on a silicon substrate having excellent flat surface characteristics, it is easier to form conductive circuits that have excellent accuracy in width and thickness.
- uneven results when forming conductive circuits are suppressed and dispersion in impedance may be suppressed.
- the third example is described with reference to FIGS. 12-21 .
- FIG. 14 shows a state in which IC chip 90 is mounted on multilayer printed wiring board 10 of the third example.
- Multilayer printed wiring board 10 has a low-thermal-expansion substrate with a low CTE on which to mount IC chip 90 .
- penetrating electrodes 250 that penetrate from the upper surface to the lower surface are formed in low-thermal-expansion substrate 50 .
- FIG. 15 is a magnified cross-sectional view showing the portion surrounded by circle “C” in FIG. 14 .
- inorganic insulation layer 57 made of inorganic material
- first wiring 66 and via lands 64 formed inside inorganic insulation layer 57
- organic insulation layer 68 made of organic material
- second wiring 78 and pads 80 formed on the surface of organic insulation layer 68
- conductors 81 as conductor portions electrically connecting first wiring 66 and second wiring 78 .
- Penetrating electrodes 250 are formed with copper-plated layer 252 and conductive film 254 under the copper-plated layer. Penetrating electrodes 250 and low-thermal-expansion substrate 50 are separated by insulative film 256 . Insulative film 256 is also formed on the entire lower surface of low-thermal-expansion substrate 50 .
- the top sides (on the upper-surface side) of penetrating electrodes 250 are connected to the conductors (via lands 64 in FIG. 15 ) formed inside inorganic insulation layer 57 .
- the bottom sides (on the lower-surface side) of penetrating electrodes 250 are connected to pads 268 (wiring) formed on the lower surface of low-thermal-expansion substrate 50 .
- pads 268 (wiring) formed on the lower surface of low-thermal-expansion substrate 50 are electrically connected to first wiring 66 (via lands 64 ) by means of penetrating electrodes 250 .
- via conductors 22 are connected onto pads 268 . Underfill resin is filled between IC chip 90 and low-thermal-expansion substrate 50 (not shown in the drawing).
- interlayer resin insulation layers 406 with via holes 414 and conductive circuits 416 , and interlayer resin insulation layers 466 with via holes 424 and conductive circuits 426 are laminated as the upper layers of upper interlayer resin layer ( 14 U) and lower interlayer resin layer ( 14 D).
- low-thermal-expansion substrate 50 is described.
- low-thermal-expansion substrate 50 As for materials to form low-thermal-expansion substrate 50 according to the third example, ceramics such as silicon, silicon nitride, silicon carbide, aluminum nitride or mullite, or low-CTE resins such as polyimide (brand name: XENOMAX) may be used. Among those, silicon is preferred since silicon has highly flat surface characteristics to allow fine wiring to be formed.
- the thickness of low-thermal-expansion substrate 50 is not limited specifically, but it is preferred to be set in the range of 30-800 ⁇ m. If the thickness of low-thermal-expansion substrate 50 is less than 30 ⁇ m, its rigidity may not be ensured.
- Inorganic insulation layer 57 of the third example is made of inorganic material such as SiO2 (silicon dioxide) or Si3N4 (silicon nitride).
- SiO2 silicon dioxide
- Si3N4 silicon nitride
- inorganic insulation layer 57 multiple via lands 64 and first wiring 66 to electrically connect predetermined via lands 64 are formed. Namely, via lands 64 connected to via conductors are formed in part of first wiring 66 which is formed inside inorganic insulation layer 57 , and predetermined via lands 64 are connected by first wiring 66 .
- First wiring 66 is formed inside inorganic insulation layer 57 in such a way that the surface of first wiring 66 , including the surfaces of via lands 64 , is positioned at substantially the same level as the surface of inorganic insulation layer 57 .
- the thickness of first wiring 66 is less than the thickness of later described second wiring.
- the thickness of first wiring 66 of the third example is not limited to specifically, but it is preferred to be set at 2 ⁇ m or less. If the thickness of first wiring 66 is 2 ⁇ m or less, finer wiring may be achieved, making it easier to adjust to highly integrated wiring inside a semiconductor element.
- first wiring 66 is formed using a damascene method, the surface made with inorganic insulation layer 57 and first wiring 66 is flat.
- the diameter of via lands 64 is set larger than the diameter of via conductors 76 .
- the diameter of via lands 64 may also be set substantially the same as the diameter of via conductors 76 .
- Organic insulation layer 68 of the third example is made of organic material and is formed on inorganic insulation layer 57 and first wiring 66 .
- Organic insulation layer 68 has openings ( 68 a ) which expose via lands, and via conductors 76 as conductive portions are formed in openings ( 68 a ).
- second wiring 78 is formed on the surface of organic insulation layer 68 .
- pads 80 are formed in parts of second wiring 78 formed on organic insulation layer 68 . Second wiring 78 and first wiring 66 are electrically connected by via conductors 76 . When mounting a semiconductor element, pads 80 are the portions to be connected to connection terminals of semiconductor element 90 by means of solder bumps 92 as well as the portions to be connected to via conductors 22 .
- Organic insulation layer 68 is a layer made with a resin from among thermosetting resins, photosensitive resins, resins with photosensitive groups attached to part of thermosetting resins, thermoplastic resins or a resin complex containing such resins or the like. Specifically, it is preferred to be made with a photosensitive polyimide resin.
- Protective film 82 is formed on organic insulation layer 68 and second wiring 78 .
- Protective film 82 has openings ( 82 a ) partially exposing pads 80 .
- the material for protective film 82 is not limited specifically, but organic material is preferred from a viewpoint of adhesiveness with organic insulation layer 68 .
- solder bumps 92 are formed with barrier-metal layer 84 in between.
- Semiconductor element 90 is mounted on low-thermal-expansion substrate 50 by means of bumps 92 .
- passive elements such as a capacitor (C), resistor (R), inductor (L) or electro-static discharge (ESD) element may further be mounted on low-thermal-expansion substrate 50 .
- passive elements such as a capacitor (C), resistor (R), inductor (L) or electro-static discharge (ESD) element may further be mounted on low-thermal-expansion substrate 50 . Since interlayer resin insulation layers are formed on both upper and lower surfaces of low-thermal-expansion substrate 50 , low-thermal-expansion substrate 50 is made substantially symmetrical in a vertical direction. Accordingly, warping caused by the thermal history during the manufacturing process may be reduced from occurring.
- inorganic insulation layer 57 (which is formed with first SiO2 layer 52 , Si3N4 layer 54 and second SiO2 layer 56 , for example) is formed on low-thermal-expansion substrate 50 .
- low-thermal-expansion substrate 50 of the third example a silicon wafer is used and on the top surface of silicon wafer 51 , first SiO2 layer 52 , Si3N4 layer 54 and second SiO2 layer 56 are each formed by a chemical vapor deposition (CVD) method.
- CVD chemical vapor deposition
- resist 58 is applied, exposed to light and developed. Then, portions of resist 58 are removed from predetermined spots where openings will be formed in second SiO2 layer 56 ( FIG. 16B ).
- dry etching reactive ion etching
- a gas containing fluorine for example, CF 4 , SF 4 or the like
- Si3N4 layer 54 functions as an etching stopper.
- seed layer 60 is formed on the surface of second SiO2 layer 56 using sputtering, for example ( FIG. 16D ).
- seed layer 60 is formed with TaN, Ta and Cu sputtered films from the bottom in that order; however, the third example is not limited to such.
- electrolytic copper plating is performed to form electrolytic copper-plated layer 62 ( FIG. 16E ).
- electrolytic copper plating may be performed using a conventionally known method.
- CMP chemical mechanical polishing
- Such CMP may be conducted using a method and equipment known in a conventional damascene method.
- the portions of the electrolytic copper-plated layer remaining after the CMP become via lands 64 and first wiring 66 .
- inorganic insulation layer and first wiring may be formed.
- inorganic thin film such as Si3N4 may also be formed using CVD, for example.
- Such inorganic thin film is formed to improve adhesiveness between the organic insulation layer and inorganic insulation layer.
- openings 258 are formed at predetermined spots of low-thermal-expansion substrate 50 ( FIG. 17B ). Forming such openings 258 is not limited to any specific method, and dry etching (reactive ion etching), wet etching using an alkaline etchant, or the like may be employed. Then, resist 260 is patterned to expose openings 258 ( FIG. 17C ). After that, dry etching (reactive ion etching) is conducted using resist 260 as a mask to etch first SiO2 layer 52 and Si3N4 layer 54 in that order. Accordingly, the lower surfaces of via lands 64 are exposed.
- dry etching reactive ion etching
- liquid resin is coated on the lower surface of low-thermal-expansion substrate 50 , and dried at approximately 200° C. for an hour to form insulative film 256 ( FIG. 17D ). During that time, insulative film 256 is formed on the lower surface of low-thermal-expansion substrate 50 and the wall surfaces of openings 258 .
- photosensitive resin for example, brand name: WPR, series: 2580 made by JSR Corp.
- WPR brand name: WPR, series: 2580 made by JSR Corp.
- liquid resin containing the following is used: methyl-ethyl ketone 20-30 weight %; ethyl lactate 20-30 weight %; filler 15-25 weight %; novolac resin 5-15 weight %; melamine compound 1-10 weight %; phenol resin 1-10 weight %; crosslinked rubber 1-10 weight %; epoxy compound 1-5 weight %; low molecular weight phenol resin 1-5 weight %; coupling agent 0.1-3 weight %; and triazine-based photosensitive agent 0.1-3 weight %.
- vacuum deposition for example, may also be used other than a spin-coating method or dip-coating method.
- the substrate is exposed to light through mask 262 with openings corresponding to openings 258 ( FIG. 18A ). Then, the substrate is developed and the exposed portions of insulative film 256 (bottoms of openings 258 ) are removed ( FIG. 18B ). Through such a process, the lower surfaces of via lands 64 are exposed again on the lower side of low-thermal-expansion substrate 50 .
- Conductive thin film 254 is formed on the exposed lower surfaces of via lands 64 and on the surface of insulative film 256 ( FIG. 18C ).
- Conductive thin film 254 is made with Ni/Cu, for example, and formed by sputtering. Forming conductive thin film 254 is not limited to such.
- a method to form conductive film 254 is not limited to sputtering; for example, electroless plating may also be used.
- electrolytic copper plating is performed using conductive thin film 254 as a power-source layer to form copper-plated layer 252 ( FIG. 19A ).
- resist 264 is formed on areas of copper-plated layer 252 where pads will be formed ( FIG. 19B ). Then, portions of copper-plated layer 252 and conductive thin film 254 where resist 264 is not formed are removed by etching ( FIG. 19C ). By such a process, penetrating electrodes 250 and pads 268 are formed.
- organic insulation layer 68 is formed ( FIG. 20A ), in which openings ( 68 a ) are formed ( FIG. 20B ).
- a method of applying uncured photosensitive polyimide resin using a roll coater for example, may be used.
- an exposure and development treatment may be used.
- seed layer 72 is formed on the surface of organic insulation layer 68 (including the wall surfaces of openings ( 68 a )) and top surfaces of via lands 64 exposed through openings ( 68 a )) ( FIG. 21A ).
- Seed layer 72 is formed by sputtering, for example, and is made up of TiN, Ti and Cu in that order, for example, from the surface of organic insulation layer 68 in the third example.
- TiN By using TiN to form seed layer 72 , copper ion diffusion may be effectively suppressed from occurring in copper plating that forms wiring.
- the formation of seed layer 72 is not limited to the above.
- plating resist 74 is formed, and then exposed and developed through a mask to remove portions of plating resist 74 from areas where second wiring will be formed ( FIG. 21B ).
- a liquid resist may be used, for example.
- electrolytic copper plating is performed using seed layer 72 as a power-supply layer to form copper plating in the areas where plating resist 74 was removed ( FIG. 21C ).
- via conductors 76 are formed in organic insulation layer 68 .
- pads 80 and second wiring 78 are formed on organic insulation layer 68 .
- Etching seed layer 72 is not limited to any specific method; however, dry etching (reactive ion etching) is preferred in terms of suppressing over-etching of electrolytic plated copper.
- the organic insulation layer and second wiring may be formed.
- organic insulation layer 82 is formed on organic insulation layer 68 .
- openings ( 82 a ) are formed on the newly formed organic insulation layer 82 .
- This newly formed organic insulation layer 82 will become protective film ( FIG. 22B ).
- the same material as organic insulation layer 68 may be used for organic insulation layer 82 as protective film.
- the same method for forming openings ( 68 a ) in organic insulation layer 68 may be used.
- barrier-metal layer 84 is formed in openings ( 82 a ) formed in organic insulation layer 82 ( FIG. 22C ).
- Barrier-metal layer 84 may be formed by sputtering, for example, tantalum nitride and tantalum in that order.
- the material and method for barrier-metal layer 84 are not limited to anything specific. Although omitted from being shown in the drawings, Ni/Au plating is performed on the surface of barrier-metal layer 84 exposed through the openings of the protective film. Such film is formed to ensure adhesiveness between solder and pads when later-described soldering is conducted. Protective film and barrier-metal layers are formed according to requirements.
- low-thermal-expansion substrates When forming a low-thermal-expansion substrate on a silicon wafer as a support substrate, by using a silicon wafer sufficiently large for the size of a low-thermal-expansion substrate, multiple low-thermal-expansion substrates may be formed on a sheet of silicon wafer. When multiple low-thermal-expansion substrates are formed on a sheet of silicon wafer, low-thermal-expansion substrates may be divided into units by cutting the silicon-wafer sheet by dicing or the like at an appropriate time such as either before or after the process of mounting semiconductor elements. In doing so, low-thermal-expansion substrates may be efficiently manufactured.
- low-thermal-expansion substrate 50 is accommodated in opening ( 12 a ) of core base material 12 mounted on PET film 402 , and resin 404 is filled in the gaps between opening ( 12 a ) and low-thermal-expansion substrate 50 so that low-thermal-expansion substrate 50 is fixed to core base material 12 ( FIG. 12A ).
- low-flow prepreg ( 14 ⁇ , 14 ⁇ ) is arranged on the upper and lower sides of core base material 12 after the PET film is removed. Then, on the outer surfaces of prepreg ( 14 ⁇ , 14 ⁇ ), metal foil 16 such as copper foil is arranged ( FIG. 12B ).
- core base material 12 is made by laminating multiple sheets of prepreg with a core material such as glass cloth impregnated with resin such as epoxy resin or bismaleimide triazine (BT) resin, then by curing the prepreg.
- Prepreg ( 14 ⁇ ) is made by impregnating core material such as glass cloth with resin such as epoxy or bismaleimide triazine (BT) resin.
- Low-flow prepreg ( 14 ⁇ ) is made by impregnating a certain amount of resin so that less resin will flow out, or by semi-curing the resin to a certain degree so that less resin will flow out.
- core base material 12 , prepreg ( 14 ⁇ , 14 ⁇ ) and metal foil 16 are pressed and integrated ( FIG. 12C ).
- prepreg ( 14 ⁇ , 14 ⁇ ) it is also preferred to cure prepreg ( 14 ⁇ , 14 ⁇ ) by adding heat to make the prepreg upper interlayer resin layer ( 14 U) and lower interlayer resin layer ( 14 D).
- via openings 18 are formed in interlayer resin layers ( 14 U, 14 D) by a laser
- through-hole openings 20 are formed by a laser or drill to penetrate upper interlayer resin layer ( 14 U), core base material 12 and lower interlayer resin layer ( 14 D).
- plated-metal film is formed by electroless copper plating and electrolytic copper plating, and via conductors 22 are formed in via openings 18 and through-hole conductors 24 are formed in through-hole openings 20 ( FIG. 12D ).
- resin film for interlayer resin insulation layers brand name: ABF-45SH, made by Ajinomoto Fine-Techno Co., Inc.
- ABF-45SH made by Ajinomoto Fine-Techno Co., Inc.
- the substrate was immersed in a neutralizer (made by Shipley Company LLC) and washed with water.
- a neutralizer made by Shipley Company LLC
- palladium catalyst was applied to the roughened surfaces of the substrate, and catalytic nuclei were adhered to the surfaces of the interlayer resin insulation layers and the inner walls of via-hole openings.
- the substrate with adhered catalyst was immersed in an electroless copper plating solution to form electroless copper-plated film with a thickness of 0.3-3.0 ⁇ m on the entire roughened surface. Accordingly, a substrate was obtained in which electroless copper-plated films 408 were formed on the surfaces of interlayer resin insulation layers 406 including the inner walls of via-hole openings 51 ( FIG. 12G ).
- plating resists 410 were removed by a 5% KOH solution
- the electroless plating film under the plating resists was dissolved and removed by etching using a mixed solution of sulfuric acid and hydrogen peroxide. Accordingly, independent conductive circuits 416 and via holes 416 were formed ( FIG. 13A ).
- solder-resist composition was applied to a required thickness, dried, then exposed to light and developed to form openings. Then, a heating treatment was further conducted to cure the solder-resist composition, and solder-resist layers 28 with openings ( 28 a ) were formed ( FIG. 13C ).
- a nickel-plated layer (not shown in the drawings) and a gold-plated layer were formed (not shown in the drawings).
- a single layer of tin, or of noble metal gold, silver, palladium, platinum or the like may also be formed.
- interlayer resin layer ( 14 U), interlayer resin insulation layer 406 , interlayer resin insulation layer 466 and solder-resist layer 28 on low-thermal-expansion substrate 50 were removed ( FIG. 13D ).
- solder bumps ( 32 U, 32 D) are formed in openings ( 28 a ) of solder-resist layers 28 ( FIG. 13E ). Then, IC chip 90 is mounted on low-thermal-expansion substrate 50 ( FIG. 14 ). Solder bumps ( 32 U) are not required here, but are required when another multilayer printed wiring board is mounted on multilayer printed wiring board 10 . Also, the number of wiring layers is not limited specifically.
- the multilayer printed wiring board of the third example built-up layers are formed on both surfaces of low-thermal-expansion substrate 50 and of core base material 12 . Accordingly, the degree of latitude in distributing wiring may increase.
- multilayer printed wiring board 10 of the third example built-up layers are formed by alternately laminating interlayer resin insulation layers ( 406 , 466 ) and conductive layers ( 416 , 426 ) on interlayer resin layers ( 14 U, 14 D).
- interlayer resin insulation layers 406 , 466
- conductive layers 416 , 426
- interlayer resin layers 14 U, 14 D
- multilayer printed wiring board 10 of the third example fine wiring with a fine pitch may be formed on a low-thermal-expansion substrate for mounting an IC chip.
- the number of wiring layers may be reduced compared with conventional multilayer printed wiring boards.
- multilayer printed wiring board 10 of the third example since core base material 12 with a greater Young's modulus and higher rigidity than interlayer resin insulation layers is formed, warping caused, for example, by thermal history during the manufacturing process is suppressed, and reliability may be enhanced in such a multilayer printed wiring board.
- the thermal expansion coefficient of low-thermal-expansion substrate 50 is set at 3-10 ppm.
- the difference in thermal expansion coefficients between mounted semiconductor element 90 and low-thermal-expansion substrate 50 is reduced. Accordingly, cracks may seldom occur in solder bumps due to thermal stress caused by a difference in their thermal expansion coefficients.
- multilayer printed wiring board 10 of the Third Example silicon may be used as a low-thermal-expansion substrate. In doing so, fine wiring with a fine pitch may be formed on the low-thermal-expansion substrate, and the connection reliability of solder bumps as described above may also be ensured.
- through-hole conductors 24 are formed penetrating from the upper-surface side to the lower-surface side of core base material 12 , wiring may be distributed with less restriction.
- through-hole conductors 24 of core base material 12 are set as signal conductors, the amount of current in such conductors is reduced, and the heat generated in the core base material will decrease.
- through-hole conductors 250 of low-thermal-expansion substrate 50 may be used as power-source or ground conductors. In doing so, the length of power-source wiring to the IC chip may be shortened, thus decreasing impedance and ensuring smooth power supply during high-frequency drive.
- low-thermal-expansion substrate 50 since fine through-hole conductors for signals are formed in the core base material, the pitch for power-source or ground through-hole conductors formed inside low-thermal-expansion substrate 50 may be widened. Also, the size of low-thermal-expansion substrate 50 may be reduced by the size of areas for signal through-hole conductors formed in the core base material.
- a method for manufacturing a multilayer printed wiring board according to the fourth example is described.
- the structure of a multilayer printed wiring board of the fourth example is the same as that of the third example.
- a method for manufacturing multilayer printed wiring board 10 according to the fourth example is described with reference to FIGS. 23-24 .
- Metal film 460 with a carrier is prepared ( FIG. 23A ).
- a metal film with a carrier is made up of carrier (support board) ( 460 a ) and metal film ( 460 b ) on the carrier; the metal film is laminated on both surfaces of the carrier.
- Removable layers 462 are formed on metal film ( 460 b ).
- the carrier a substrate with reinforcing glass fabric or double-sided copper-clad laminate with a thickness of 40-800 ⁇ m may be used.
- the metal film copper foil, nickel foil, aluminum foil or the like with a thickness of 3-50 ⁇ m may be used.
- removable layer 462 the following may be used: metal removable layers made of Ni, Cr or the like; or organic removable layers made of carboxybenzotriazole (CBTA), N′,N′-bis (benzotriazole-methyl) urea (BTD-U), 3-amino-1H-1,2,4-triazole (ATA), or the like.
- CBTA carboxybenzotriazole
- BBD-U N′,N′-bis (benzotriazole-methyl) urea
- ATA 3-amino-1H-1,2,4-triazole
- copper-plated film 86 is formed on organic insulation layer 68 and solder bumps 92 in low-thermal-expansion substrate 50 .
- metal film 460 with a carrier is separated from the laminates arranged on the upper and lower sides ( FIG. 24A ).
- the separated upper-side laminate is shown in FIG. 24B ).
- core layer 464 and resin layers 466 which are the cured prepreg arranged on both surfaces of the core layer, are removed from the upper side of low-thermal-expansion substrate 50 to expose copper-plated film 86 on low-thermal-expansion substrate 50 ( FIG. 24C ).
- FIG. 25A shows a method for manufacturing a multilayer printed wiring board according to the first modified example of the fourth example.
- metal film 460 with a carrier is used.
- a multilayer printed wiring board is manufactured by laminating low-thermal-expansion substrates 50 and core base materials 12 on both surfaces of PET film 480 where adhesive film is formed.
- FIG. 25B shows a method for manufacturing a multilayer printed wiring board according to the second modified example of the fourth example.
- the fourth example after low-thermal-expansion substrates 50 and core base materials 12 are laminated on metal film 460 with a carrier, interlayer resin insulation layers 36 are formed.
- interlayer resin insulation layers 36 are formed on low-thermal-expansion substrates 50 and core base materials 12
- low-thermal-expansion substrates 50 and core base materials 12 are laminated on metal film 460 with a carrier by means of removable material 470 made of thermoplastic resin.
- protective copper-plated film is not required to be formed on low-thermal-expansion substrate 50 .
- FIG. 25C shows a method for manufacturing a multilayer printed wiring board according to the third modified example of the fourth example.
- removable sheet 472 is further arranged between removable material 470 of the second modified example and low-thermal-expansion substrate 50 and core base material 12 .
- a multilayer printed wiring board of the fifth example has two sheets of core substrate ( 12 A, 12 B), and between core substrates ( 12 A, 12 B), built-up layers are formed with interlayer insulation layer 42 , via holes 40 , conductive circuits 38 and interlayer insulation layer 36 .
- Conductive circuits 44 are formed on the upper surface of core substrate ( 12 B).
- Via holes 540 are formed inside core substrate ( 12 B) to penetrate core substrate ( 12 B).
- Solder bumps ( 32 D) are formed on via holes 540 by means of Ni/Pb/Au layer 512 .
- Opening ( 12 a ) is formed in core substrate ( 12 A), and above-described low-thermal-expansion substrate 50 made of resin, silicon, ceramics or the like is accommodated in opening ( 12 a ).
- via holes 158 are formed to be connected to above-described via holes 40 and conductive circuits 38 .
- Solder bumps ( 32 U) are formed on the upper surfaces of via holes 158 .
- Alignment marks 153 are formed in low-thermal-expansion substrate 50 .
- Solder-resist layer 28 is formed on core substrate ( 12 a ) and low-thermal-expansion substrate 50 .
- warping in the entire wiring board may be suppressed by sandwiching the built-up layers with two highly rigid sheets of core substrate ( 12 A, 12 B).
- a method for manufacturing multilayer printed wiring board 10 according to the fifth example is described with reference to FIG. 27 .
- Low-thermal-expansion substrate 50 with alignment marks 153 is accommodated in opening ( 12 a ) in the center of core substrate ( 12 A) reinforced with 40-800 ⁇ m-thick glass fabric and impregnated with resin ( FIG. 27A ).
- core substrate ( 12 A) and low-thermal-expansion substrate 50 are supported by PET film 514 , and resin 516 is filled between opening ( 12 a ) and low-thermal-expansion substrate 50 .
- conductive circuits 44 , interlayer insulation layer 42 , via holes 40 and conductive circuits 38 are formed on core substrate ( 12 B) reinforced with 40-800 ⁇ m-thick glass fabric and impregnated with resin. Then, adhesive layer 36 is formed on interlayer insulation layer 42 and conductive circuits 38 ( FIG. 27B ).
- Holes 518 are formed to penetrate low-thermal-expansion substrate 50 and interlayer insulation layer 36 , and via holes 158 are formed.
- holes 520 are formed to penetrate core substrate ( 12 B), and via holes 540 are formed ( FIG. 27D ).
- Solder bumps ( 32 D) are formed on via holes 540 by means of Ni/Pb/Au layer 512 .
- Solder-resist layer 28 is formed on low-thermal-expansion substrate 50 and core substrate ( 12 A), and solder bumps ( 32 U) are formed in openings ( 28 a ) of the solder-resist layer ( FIG. 26 ).
- a multilayer printed wiring board has a through-hole conductor that penetrates from the upper surface to the lower surface of the low-thermal-expansion substrate, a core base material that accommodates the low-thermal-expansion substrate in its opening, and built-up layers formed by laminating an interlayer resin insulation layer and a conductive layer on the low-thermal-expansion substrate and the core base material.
- a semiconductor element on a low-thermal-expansion substrate such as an Si (silicon) substrate
- the difference in thermal expansion coefficients between the semiconductor element and the low-thermal-expansion substrate decreases. Accordingly, thermal stress exerted on solder bumps for mounting a semiconductor element is mitigated and an electrical disconnect in the solder bumps is suppressed. Therefore, connection reliability may be ensured.
- electrode pitches in a semiconductor element may be gradually fanned out.
- a printed wiring board may warp due to such expansion/shrinkage of the interlayer resin insulation layer.
- a printed wiring board according to the present invention has a core base material surrounding the low-thermal-expansion substrate, warping caused by the thermal history of the semiconductor element may be efficiently suppressed.
- the thickness in the vertical direction may be reduced.
- connection reliability may be enhanced.
- the present invention is different from an interposer such as disclosed in Japanese Laid-Open Patent Publication 2001-102479, the connection spots of solder bumps are fewer and the number of reflow procedures on the substrate decreases accordingly.
- leadless solder for example Sn-3Ag-0.5Cu, has been mainly used, the fusing temperature of such solder is becoming higher than that of tin-lead solder. Thus, the reflow temperature of such solder tends to be higher.
- the impact from reflow on wiring layers is becoming greater. Therefore, as in the present invention, by using via conductors when connecting a low-thermal-expansion substrate and a wiring board for accommodating the substrate, the number of reflow procedures may be reduced. As a result, wiring reliability may be improved.
- the wiring density of the core base material may be reduced by forming high-density wiring on the low-thermal-expansion substrate on which to mount an IC chip.
- the size of a low-thermal-expansion substrate where high-density wiring is required may be minimized.
- alignment accuracy when forming wiring on the core base material may be mitigated, allowing a rough wiring design of the wiring layer. Accordingly, the yield rates of wiring increase and productivity may improve.
- the material for forming a core base material of a low-thermal-expansion substrate is preferred to be silicon.
- the material is not limited to such.
- a ceramic substrate such as following may also be used: pyrex glass, zirconia, aluminum nitride, silicon nitride, silicon carbide, alumina, mullite, cordierite, steatite, forsterite or the like.
- an Si substrate is preferred in light of costs, since it is inexpensive and easy to obtain.
- a low-thermal-expansion substrate made of resin with a thermal expansion coefficient of 2.5-10 ppm it is easier to form penetrating holes using a laser.
- Solder material to use in bonding portions between electronic components such as an IC and a multilayer printed wiring board is not limited to a specific kind, and the following may be used, for example: Sn/Pb, Sn/Ag, Sn/Ag/Cu, Sn, Sn/Cu, Sn/Sb, Sn/In/Ag, Sn/Bi or Sn/In.
- the power source may be reinforced and noise may be abated.
- VRM voltage regulator module
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
A multilayer printed wiring board includes a core base material having a penetrating portion, a low-thermal-expansion substrate accommodated inside the penetrating portion of the core base material and having a first surface for mounting a semiconductor element and a second surface on the opposite side of the first surface, a first through-hole conductor provided inside the low-thermal-expansion substrate and provided for electrical connection between the first surface and the second surface of the low-thermal-expansion substrate, a filler filled in a gap between the low-thermal-expansion substrate and an inner wall of the core base material, and a wiring layer formed on at least one of the first surface and the second surface of the low-thermal-expansion substrate and having a resin insulation layer and a conductive layer. The wiring layer has a via conductor connecting the first through-hole conductor and the conductive layer.
Description
- The present application is a divisional of and claims the benefits of priority to U.S. application Ser. No. 12/609,447, filed Oct. 30, 2009, and also claims the benefits of priority to U.S. Application No. 61/164,066, filed Mar. 27, 2009. The contents of all of the above applications are incorporated herein by reference in their entirety.
- 1. Field of the Invention
- The present invention is related to a multilayer printed wiring board with a built-in low-thermal-expansion substrate; especially to a multilayer printed wiring board preferred to be used as a packaging substrate for mounting an IC chip.
- 2. Discussion of the Background
- Japanese Laid-Open Patent Publication 2001-102479 describes an interposer which electrically connects an IC chip and a packaging substrate.
Interposer body 20 inFIG. 2 is made of silicon, viaconductors 27 penetrating the silicon are connected to the electrodes of an IC chip, and a wiring layer is formed on the surface of the silicon substrate opposite the IC chip. The contents of this publication are incorporated herein by reference in their entirety. - According to one aspect of the present invention, a multilayer printed wiring board includes a core base material having a penetrating portion, a low-thermal-expansion substrate accommodated inside the penetrating portion of the core base material and having a first surface for mounting a semiconductor element and a second surface on the opposite side of the first surface, a first through-hole conductor provided inside the low-thermal-expansion substrate and provided for electrical connection between the first surface and the second surface of the low-thermal-expansion substrate, a filler filled in a gap between the low-thermal-expansion substrate and an inner wall of the core base material, and a wiring layer formed on at least one of the first surface and the second surface of the low-thermal-expansion substrate and having a resin insulation layer and a conductive layer. The wiring layer has a via conductor connecting the first through-hole conductor and the conductive layer.
- According to another aspect of the present invention, a multilayer printed wiring board includes a core base material having a penetrating portion and having a first surface and a second surface on the opposite side of the first surface, a low-thermal-expansion substrate accommodated inside the penetrating portion of the core base material and having a first surface for mounting a semiconductor element and a second surface on the opposite side of the first surface, a filler filled in a gap between the low-thermal-expansion substrate and an inner wall of the core base material, a first wiring layer formed on the first surface of the low-thermal-expansion substrate and having a first insulation layer and a first conductive layer, a second wiring layer formed on the first surface of the core base material and on the first surface of the low-thermal-expansion substrate and having an opening exposing a semiconductor-mounting surface, and a through-hole conductor formed inside the core base material and provided for electrical connection between the first surface and the second surface of the core base material. The second wiring layer includes a second insulation layer and a second conductive layer laminated to the second insulation layer and has a via conductor connecting the second conductive layer and the first conductive layer.
- According to yet another aspect of the present invention, a method for manufacturing a multilayer printed wiring board includes providing a core base material with a penetrating portion on a support material, mounting a low-thermal-expansion substrate with a through-hole conductor on the support material exposed through the penetrating portion of the core base material, filling a filler in a gap between the mounted low-thermal-expansion substrate and an inner wall of the core base material and securing the low-thermal-expansion substrate, laminating a conductive layer and an insulation layer on the low-thermal-expansion substrate and the core base material, while forming inside the insulation layer a via conductor that connects the conductive layer and the through-hole conductor, and after securing the low-thermal-expansion substrate, removing the support material.
- A more complete appreciation of the invention and many of the attendant advantages thereof will be readily obtained as the same becomes better understood by reference to the following detailed description when considered in connection with the accompanying drawings, wherein:
-
FIG. 1 are views showing the steps for manufacturing a multilayer printed wiring board according to the first example of the present invention; -
FIG. 2 are views showing the steps for manufacturing a multilayer printed wiring board according to the first example; -
FIG. 3A is a cross-sectional view showing a multilayer printed wiring board according to the first example; -
FIG. 3B is a cross-sectional view showing a multilayer printed wiring board according to the first modified example of the first example; -
FIG. 3C is a cross-sectional view showing a multilayer printed wiring board according to the second modified example of the first example; -
FIGS. 4A and 4C each illustrate a peripheral portion of a low-thermal-expansion substrate in a multilayer printed wiring board according to the first example; -
FIGS. 4B and 4D each illustrate a peripheral portion of a low-thermal-expansion substrate according to the first modified example of the first example; -
FIG. 5 are views showing the steps for manufacturing a low-thermal-expansion substrate in a multilayer printed wiring board according to the second example of the present invention; -
FIG. 6 are views showing the steps for manufacturing a low-thermal-expansion substrate in a multilayer printed wiring board according to the second example; -
FIG. 7 are views showing the steps for manufacturing a low-thermal-expansion substrate in a multilayer printed wiring board according to the second example; -
FIG. 8 are views showing the steps for manufacturing a multilayer printed wiring board according to the second example; -
FIG. 9 are views showing the steps for manufacturing a multilayer printed wiring board according to the second example; -
FIG. 10A is a cross-sectional view showing a resin substrate that forms a low-thermal-expansion substrate of the second example; -
FIG. 10B is a cross-sectional view showing a multilayer printed wiring board according to the second example; -
FIGS. 11A and 11B are cross-sectional views each showing a resin substrate that forms a low-thermal-expansion substrate according to a modified example of the second example; -
FIG. 11C is a cross-sectional view showing a multilayer printed wiring board according to a modified example of the second example; -
FIG. 12 are views showing the steps of a method for manufacturing a multilayer printed wiring board according to the third example of the present invention; -
FIG. 13 are views showing the steps of a method for manufacturing a multilayer printed wiring board according to the third example; -
FIG. 14 is a cross-sectional view showing a multilayer printed wiring board according to the third example; -
FIG. 15 is a magnified cross-sectional view showing the portion surrounded by Circle “C” inFIG. 14 ; -
FIG. 16 are views showing the steps of a method for manufacturing a low-thermal-expansion substrate according to the third example; -
FIG. 17 are views showing the steps of a method for manufacturing a low-thermal-expansion substrate according to the third example; -
FIG. 18 are views showing the steps of a method for manufacturing a low-thermal-expansion substrate according to the third example; -
FIG. 19 are views showing the steps of a method for manufacturing a low-thermal-expansion substrate according to the third example; -
FIG. 20 are views showing the steps of a method for manufacturing a low-thermal-expansion substrate according to the third example; -
FIG. 21 are views showing the steps of a method for manufacturing a low-thermal-expansion substrate according to the third example; -
FIG. 22 are views showing the steps of a method for manufacturing a low-thermal-expansion substrate according to the third example; -
FIG. 23 are views showing the steps of a method for manufacturing a low-thermal-expansion substrate according to the fourth example of the present invention; -
FIG. 24 are views showing the steps of a method for manufacturing a multilayer printed wiring board according to the fourth example; -
FIG. 25A is a view showing the steps of a method for manufacturing a multilayer printed wiring board according to the first modified example of the fourth example; -
FIG. 25B is a view showing the steps of a method for manufacturing a multilayer printed wiring board according to the second modified example of the fourth example; -
FIG. 25C is a view showing the steps of a method for manufacturing a multilayer printed wiring board according to the third modified example of the fourth example; -
FIG. 26 is a cross-sectional view showing a multilayer printed wiring board according to the fifth example of the present invention; and -
FIG. 27 are views showing the steps of a method for manufacturing a multilayer printed wiring board according to the fifth example. - The embodiments will now be described with reference to the accompanying drawings, wherein like reference numerals designate corresponding or identical elements throughout the various drawings.
- A multilayer printed wiring board according to the first example of the present invention is described with reference to
FIG. 3A . - In multilayer printed
wiring board 10, low-thermal-expansion substrate 50, which is made of resin with an approximate thermal expansion coefficient of 3 ppm, is accommodated in penetrating section (12 a) ofcore base material 12. On the upper-surface side (first-surface side) of low-thermal-expansion substrate 50,conductive circuits 66 are formed, and solder-resist layer (28U) is formed onconductive circuits 66. Inside solder-resist layer (28U), openings (28 a) exposing parts ofconductive circuits 66 are formed. Solder bumps (32U) are formed in openings (28 a). Parts ofconductive circuits 66 exposed through openings (28 a) work as “mounting pads” for mounting a semiconductor element. The pitch between such mounting pads is set at 30-150 μm. When considering insulation between mounting pads, insulation between solder bumps (32U), distribution of a wiring layer of the semiconductor element into the wiring board and so forth, the pitch is preferred to be set at 40-80 μm.IC chip 100 andIC chip 110 are mounted by means of solder bumps (32U). However, the number of IC chips to be mounted is not limited to any specific number; namely, it may be one or it may be three or more. - Interlayer
resin insulation layer 36 is formed on the lower-surface side (second-surface side) of low-thermal-expansion substrate 50 andcore base material 12. Part of interlayerresin insulation layer 36 is inside penetrating section (12 a) ofcore base material 12 and fixes low-thermal-expansion substrate 50 inside penetrating section (12 a).Conductive circuits 38 are formed on interlayerresin insulation layer 36.Conductive circuits 38 andconductive circuits 66 are electrically connected by means of through-hole conductors 40 that penetrate low-thermal-expansion substrate 50 and interlayerresin insulation layer 36. The diameter of through-hole conductors 40 is preferred to be set at 50-300 μm. If the diameter of through-hole conductors 40 is in such a range, an increase in self inductance is suppressed and the number of ground lines and power-source lines that can be arranged in a limited region is ensured. Accordingly, the entire inductance generated from forming multiple ground lines and power-source lines may be reduced. The pitch among through-hole conductors 40 is preferred to be set at 30-200 μm. If the pitch of through-hole conductors 40 is in such a range, insulation between adjacent through-hole conductors 40 may be ensured. In addition, if such through-hole conductors are used for power-source and ground lines, loop inductance may decrease and excellent electrical characteristics may be achieved. - Also, through-
hole conductors 40 are formed in a zigzag or grid array. If the diameter of through-hole conductors 40 becomes smaller (for example, 100 μm or smaller), conductor resistance rises and the amount of heat generated in through-hole conductors 40 increases. Thus, by forming through-hole conductors 40 in a zigzag or grid array, distribution of temperature in low-thermal-expansion substrate 50 becomes uniform and stress concentration on certain spots may be suppressed. - For the upper layer of interlayer
resin insulation layer 36, interlayerresin insulation layer 42 is formed, andconductive circuits 44 formed on interlayerresin insulation layer 42 and lower-layerconductive circuits 38 are connected by means of viaconductors 46 formed in interlayerresin insulation layer 42. On interlayerresin insulation layer 42, solder-resist layer (28D) is formed in which openings (28 a) are formed to expose parts ofconductive circuits 44. Parts ofconductive circuits 44 exposed through openings (28 a) are “connection pads” that contribute to electrical connection to other substrates. The pitch of connection pads is set greater than the pitch of through-hole conductors 40, namely in the range of 50-300 μm. Connection pads are formed directly on viaconductors 46 or onconductive circuits 44 extended from viaconductors 46. - Solder bumps (32D) are formed on such connection pads. By means of solder bumps (32D), multilayer printed
wiring board 10 is mounted on another printed wiring board which is not shown in the drawing.FIG. 4A shows tapered surface (50E) formed between the upper and side surfaces of low-thermal-expansion substrate 50; andFIG. 4C shows tapered surface (50 e) formed between the side surfaces of the low-thermal-expansion substrate. - A method for manufacturing a multilayer printed wiring board according to the first example is described with reference to
FIGS. 1 and 2 showing the manufacturing steps. - First, as shown in
FIG. 1A , low-thermal-expansion substrate 50 (brand name XENOMAX made by Toyobo Co., Ltd.) havingconductive circuits 66 formed on its lower surface is accommodated in a penetrating section ofcore base material 12 placed onPET film 88. Here,core base material 12 is formed by laminating multiple sheets of prepreg, which is made by impregnating an approximately 0.8-mm thick core such as glass fabric with resin such as epoxy or bismaleimide triazine (BT) resin and by curing such resin. - Next, resin film for interlayer resin insulation layers (brand name ABF-45SH, made by Ajinomoto Fine-Techno Co., Inc.) is placed on low-thermal-
expansion substrate 50 andcore base material 12, preliminarily pressed under predetermined conditions and cut to size. After that, the film is laminated using a vacuum laminator under the following method to form interlayerresin insulation layer 36. During that time, part of interlayerresin insulation layer 36 is filled in the penetrating section (FIG. 1B ). - Next,
openings 18 are formed to penetrate interlayerresin insulation layer 36 and low-thermal-expansion substrate 50 and reach conductive circuits 66 (FIG. 1C ).Openings 18 are formed using an excimer laser, UV laser or carbon-dioxide laser. For example, conditions when using a UV laser with a wavelength of 355 nm arefrequency 10 kHz,pulse width 10 microseconds and number of shots 10-20. - While through-
hole conductors 40 are formed by fillingopenings 18 with plating by a known method,conductive circuits 38 with a predetermined pattern are formed on interlayer resin insulation layer 36 (FIG. 1D ). Forming through-hole conductors 40 andconductive circuits 38 is the same as forming through-hole conductors described later in the second example; first, a power-source layer is formed by electroless plating or sputtering, plating resist is formed on the power-source layer, electrolytic plating is performed on areas where the plating resist is not formed, the plating resist is removed, and the power-source layer under the plating resist is removed. - Furthermore, after interlayer
resin insulation layer 42 is formed on interlayerresin insulation layer 36,conductive circuits 44 are formed on interlayerresin insulation layer 42. Then, viaconductors 46 are formed to connectconductive circuits 44 and conductive circuits 38 (FIG. 1E ). - Next, solder resist (28 a) is applied on interlayer resin insulation layer 42 (
FIG. 1F ). Then, after removingPET film 88, conductive circuits are formed on the exposed first surface of low-thermal-expansion substrate 50. After that, solder resist (28 a) is applied to the first surface of low-thermal-expansion substrate 50 (FIG. 1G ). At that time,PET film 88 is removed first and then solder resist (28 a) may be applied to both surfaces. In the following, solder resists (28 a) are cured and openings (28 a) are formed at predetermined spots by exposure and development (FIG. 2A ). - Nickel or the like is sputtered on solder-resist layer (28U) and openings (28 a) to form seed layer 122 (
FIG. 2B ). - Resist 124 is applied to
seed layer 122 and patterned so that openings (28 a) are exposed (FIG. 2C ). - Electricity is passed through
seed layer 122, and solder plating (32 a) is formed on areas where resist 124 is not formed (FIG. 2D ). - Next, after the resist is removed, reflow is conducted to form solder bumps (32U) in openings (28 a) of solder-resist layer (28U) (
FIG. 2E ). - Solder bumps (32D) are also formed in openings (28 a) of lower solder-resist layer (28D) using the above method (
FIG. 2F ). However, forming solder bumps (32D) may be changed to the following methods: solder paste is printed in openings (28 a) and reflowed; solder balls with a required size are loaded in openings (28 a) and reflowed; and so forth. - After that, IC chips 100, 110 are mounted by means of upper-surface solder bumps (32U) (
FIG. 3A ). - In a multilayer printed wiring board of the first example, the thermal expansion coefficient of low-thermal-
expansion substrate 50 is set in the range of 2.5-10 ppm. Therefore, the difference in thermal expansion coefficients between mountedsemiconductor element 100 and low-thermal-expansion substrate 50 is small, and cracks caused by thermal stress due to the difference in their thermal expansion coefficients seldom occur in solder bumps. - In a multilayer printed wiring board of the First Example, the corners of the periphery of low-thermal-
expansion substrate 50 are tapered. Accordingly, cracks originating at such peripheral angles of the low-thermal-expansion substrate seldom occur. - A multilayer printed wiring board according to the first modified example of the first example is described with reference to
FIG. 3B . In the first example described referring toFIG. 3A , through-hole conductors 40 penetratecore base material 12 and interlayerresin insulation layer 36. By contrast, in a multilayer printed wiring board of the first modified example of the first example, through-hole conductors 40 penetrate only low-thermal-expansion substrate 50, andconductive circuits 38 formed on interlayerresin insulation layer 36 are connected to through-hole conductors 40 by means of via conductors 39 formed in interlayerresin insulation layer 36.FIG. 4B shows rounded plane (50R) formed between the upper and side surfaces of low-thermal-expansion substrate 50 according to the first modified example of the first example; andFIG. 4D shows rounded plane (50 r) formed between the side surfaces of the low-thermal-expansion substrate. Namely, low-thermal-expansion substrate 50 is formed without having angles by beveling its peripheral portions. - A multilayer printed wiring board according to the second modified example of the first example is described with reference to
FIG. 3C . In the first example described referring toFIG. 3A , through-hole conductors 40 penetratecore base material 12 and interlayerresin insulation layer 36. By contrast, in a multilayer printed wiring board of the second modified example of the first example, through-hole conductors 40 penetrate low-thermal-expansion substrate 50, interlayerresin insulation layer 36 and interlayerresin insulation layer 42. - In the first example described with reference to
FIGS. 3A-C , low-thermal-expansion substrate 50 made of resin is used. By contrast, in a multilayer printed wiring board of the third modified example of the First Example, silicon is used as low-thermal-expansion substrate 50. In such a case, insulative film is formed on the silicon surface by a thermal oxidation treatment, for example. In the third modified example, since wiring layers may be formed on a silicon substrate having excellent flat surface characteristics, it is easier to form conductive circuits that have excellent accuracy in width and thickness. Moreover, by forming wiring layers on the surfaces with a mirror finish, uneven results when forming conductive circuits are suppressed, and dispersion in impedance may be suppressed. - A multilayer printed wiring board according to the second example of the present invention is described with reference to
FIG. 10B . - In multilayer printed
wiring board 10, low-thermal-expansion substrate 150, which is the same as in the first example, is accommodated in penetrating section (12 a) ofcore base material 12. Through-hole conductors 158 are formed inside low-thermal-expansion substrate 50. Interlayerresin insulation layer 136 is formed on the upper layer (on the first surface) of low-thermal-expansion substrate 50, andconductive circuits 168 are formed on interlayerresin insulation layer 136. Through-hole conductors 158 andconductive circuits 168 are connected by means of viaconductors 164 formed in interlayerresin insulation layer 136.Passivation film 27 is coated onconductive circuits 168. In openings (27 a) ofpassivation film 27, solder bumps (32U) are formed andIC chip 100 is mounted by means of solder bumps (32U). - Interlayer resin insulation layer (36D) is formed on the lower-surface side (second-surface side) of low-thermal-
expansion substrate 50 andcore base material 12.Conductive circuits 38 are formed on interlayer resin insulation layer (36D). Through-hole conductors 158 andconductive circuits 38 in low-thermal-expansion substrate 50 are connected by means of viaconductors 40 formed in interlayer resin insulation layer (36D). Interlayer resin insulation layer (42D) is formed on interlayer resin insulation layer (36D), andconductive circuits 44 formed on interlayer resin insulation layer (42D) and lower-layerconductive circuits 38 are connected by means of viaconductors 46 formed in interlayer resin insulation layer (42D). Solder-resist layer (28D) is formed on interlayer resin insulation layer (42D), and solder bumps (32D) are formed in openings (28 a) of solder-resist layer (28D). Multilayer printedwiring board 10 is connected to another printed wiring board, which is not shown in the drawing, by means of solder bumps (32D). - A method for manufacturing low-thermal-
expansion substrate 50 of a multilayer printed wiring board in the Second Example is described with reference toFIGS. 5-7 showing the manufacturing steps. - As shown in
FIG. 10A , inside low-thermal-expansion substrate 150 made of resin the same as in the first example, through-hole openings (150 a) are formed using a UV laser with a wavelength of 355 nm under the conditions offrequency 10 kHz,pulse width 10 microseconds and number of shots 10-20 (FIG. 5A ). -
Seed layer 152 is formed by electroless copper plating on the surfaces of low-thermal-expansion substrate 150 including openings (150 a) (FIG. 5B ). - Then, electrolytic copper plating is performed using
seed layer 152 as a plating lead, electrolytic copper plating is filled in openings (150 a), and electrolytic copper-plated layers (156) are also formed on the surfaces of low-thermal-expansion substrate 150 (FIG. 5C ). - By polishing the electrolytic copper-plated layer on the lower side of low-thermal-
expansion substrate 150, the lower surface of low-thermal-expansion substrate 150 is exposed (FIG. 5D ). Resist 154 is formed on electrolytic copper-platedlayer 156 on the upper side of low-thermal-expansion substrate 150 (FIG. 5E ). Then, portions of the electrolytic copper-plated layer where resist 154 is not formed are removed by etching (FIG. 5F ). -
Substrate 150 is inverted and interlayer resin insulation layer (136 a) is formed on the surface which is positioned opposite the incidence plane of the laser beams (FIG. 6A). Since the first surface (polished surface), which is opposite the incidence plane of the laser beams, has excellent flatness compared with the second surface at which the laser is beamed, it is preferred to mount a semiconductor element on the first surface. - After that, openings (136 a) reaching through-
hole conductors 158 are formed at predetermined spots using a laser (FIG. 6B ). -
Seed layer 152 made of Ti, Cu or the like is formed by sputtering on the surface of interlayerresin insulation layer 136 and in openings (136 a) (FIG. 6C ). - Resist film is applied to
seed layer 160, and the film is exposed and developed to form a predetermined pattern on resist 162 (FIG. 6D ). - Electricity is passed through
seed layer 162 and electrolytic copper-platedlayer 163 is formed on areas where resist 162 is not formed (FIG. 6E ). Then, resist 162 is removed (FIG. 7A ). After that, the seed layer directly under resistlayer 162 is dissolved and removed, and viaconductors 164 andconductive circuits 168 are formed (FIG. 7B ). Here, the number of layers that formconductive circuits 168 may be two or more. -
Passivation film 27 is formed on substrate 150 (FIG. 7C ), and openings (27 a) are formed at predetermined spots (FIG. 7D ). Lastly, solder bumps (32U) are formed in openings (27 a) by the same method as in the first example. Accordingly, low-thermal-expansion substrate 150 is complete (FIG. 7E ). - In the following, a method for manufacturing a multilayer printed wiring board is described with reference to
FIGS. 8-9 showing the manufacturing steps. - First, in an opening of
core base material 12 placed onPET film 88, low-thermal-expansion substrate 150 is accommodated so that its first surface faces downward. At that time, on the surfaces ofpassivation film 27 and solder bumps (32U), protective layer 159 (HT-250 made by Nissan Chemical Industries, Ltd.) is formed. Here,core base material 12, the same as in the first example, is used. - Next, resin film for interlayer resin insulation layers (brand name: ABF-45SH made by Ajinomoto Fine-Techno Co., Inc.) is placed on low-thermal-
expansion substrate 150 andcore base material 12, preliminarily pressed under predetermined conditions and cut to size. After that, the film is laminated using a vacuum laminator under the following method to form interlayer resin insulation layer (36D) (FIG. 8B ). During that time, the film is also filled in openings (12 a). -
PET film 88 is removed and interlayer resin insulation layer (36U) is formed on the lower surface by laminating resin film for interlayer resin insulation layers (brand name: ABF-45SH made by Ajinomoto Fine-Techno Co., Inc.) (FIG. 8C ). - Next, using a carbon-dioxide gas laser, via-hole openings reaching through-hole conductors are formed in interlayer resin insulation layer (36D) under predetermined conditions. Then, while a seed layer is formed on the surface of interlayer resin insulation layer (36D), plating resist is formed on the seed layer and electrolytic plating is performed on areas where the plating resist is not formed. After the plating resist is removed, the seed layer under the plating resist is removed. Accordingly, via
conductors 40 andconductive circuits 38 are formed (FIG. 8D ). - Upper interlayer resin insulation layer (42D) is formed on interlayer resin insulation layer (36D) by laminating resin film for interlayer resin insulation layers (brand name: ABF-45SH made by Ajinomoto Fine-Techno Co., Inc.) (
FIG. 8E ). - Then, via
conductors 46 are formed in interlayer resin insulation layer (42D); andconductive circuits 44 are formed on interlayer resin insulation layer (42D). Next, solder-resist layer (28D) is formed on interlayer resin insulation layer (42D) and conductive circuits 44 (FIG. 9A ). - Guide holes 45 penetrating interlayer resin insulation layers (36U, 42U) are formed by laser (
FIG. 9B ). - Portions of interlayer resin insulation layers (36U, 42U) corresponding to low-thermal-
expansion substrate 150 are removed along guide holes 45 (FIG. 9C ). - Moreover, protective layer 159 on low-thermal-
expansion substrate 150 is removed andIC chip 100 is mounted by means of upper-surface solder bumps (32U) (FIG. 9D ). Though not shown in the drawing, areas surroundingIC chip 100 are encapsulated with underfill resin. - A multilayer printed wiring board according to the first modified example of the second example is described with reference to
FIG. 11 . -
FIG. 11C shows a multilayer printed wiring board according to the first modified example of the second example, andFIG. 11A shows low-thermal-expansion substrate 150 to be used for the multilayer printed wiring board of the present modified example. In the second example, low-thermal-expansion substrate 150 is formed with a sheet of resin film. By contrast, in the present example, low-thermal-expansion substrate 150 is formed by a pair of resin films (150 a, 150 a) adhered with adhesive (15013). Through-hole openings (150 a) are formed by a laser in low-thermal-expansion substrate 150 as shown inFIG. 11B . Since the rest of the manufacturing process is the same as in the Second Example described above with reference toFIGS. 5-9 , its description is omitted here. - In the second example described above, low-thermal-
expansion substrate 50 made of resin is used. By contrast, in a multilayer printed wiring board of the third modified example of the first example, silicon is used as low-thermal-expansion substrate 50. In such a case, insulative film is formed on the silicon surface by a thermal oxidation treatment, for example. In the third modified example, since wiring layers may be formed on a silicon substrate having excellent flat surface characteristics, it is easier to form conductive circuits that have excellent accuracy in width and thickness. Moreover, by forming wiring layers on the surfaces with a mirror finish, uneven results when forming conductive circuits are suppressed and dispersion in impedance may be suppressed. - The third example is described with reference to
FIGS. 12-21 . -
FIG. 14 shows a state in which IC chip 90 is mounted on multilayer printedwiring board 10 of the third example. Multilayer printedwiring board 10 has a low-thermal-expansion substrate with a low CTE on which to mount IC chip 90. In the third example, penetratingelectrodes 250 that penetrate from the upper surface to the lower surface are formed in low-thermal-expansion substrate 50. -
FIG. 15 is a magnified cross-sectional view showing the portion surrounded by circle “C” inFIG. 14 . On the first surface of low-thermal-expansion substrate 50 according to the third example, the following are formed: inorganic insulation layer 57 made of inorganic material;first wiring 66 and vialands 64 formed inside inorganic insulation layer 57;organic insulation layer 68 made of organic material;second wiring 78 andpads 80 formed on the surface oforganic insulation layer 68; and via conductors 81 as conductor portions electrically connectingfirst wiring 66 andsecond wiring 78. -
Penetrating electrodes 250 are formed with copper-platedlayer 252 andconductive film 254 under the copper-plated layer.Penetrating electrodes 250 and low-thermal-expansion substrate 50 are separated byinsulative film 256.Insulative film 256 is also formed on the entire lower surface of low-thermal-expansion substrate 50. - The top sides (on the upper-surface side) of penetrating
electrodes 250 are connected to the conductors (vialands 64 inFIG. 15 ) formed inside inorganic insulation layer 57. The bottom sides (on the lower-surface side) of penetratingelectrodes 250 are connected to pads 268 (wiring) formed on the lower surface of low-thermal-expansion substrate 50. Namely, pads 268 (wiring) formed on the lower surface of low-thermal-expansion substrate 50 are electrically connected to first wiring 66 (via lands 64) by means of penetratingelectrodes 250. Also, viaconductors 22 are connected ontopads 268. Underfill resin is filled between IC chip 90 and low-thermal-expansion substrate 50 (not shown in the drawing). - In a multilayer printed wiring board according to the third example, interlayer resin insulation layers 406 with via holes 414 and
conductive circuits 416, and interlayer resin insulation layers 466 with viaholes 424 andconductive circuits 426 are laminated as the upper layers of upper interlayer resin layer (14U) and lower interlayer resin layer (14D). - First, low-thermal-
expansion substrate 50 is described. - As for materials to form low-thermal-
expansion substrate 50 according to the third example, ceramics such as silicon, silicon nitride, silicon carbide, aluminum nitride or mullite, or low-CTE resins such as polyimide (brand name: XENOMAX) may be used. Among those, silicon is preferred since silicon has highly flat surface characteristics to allow fine wiring to be formed. The thickness of low-thermal-expansion substrate 50 is not limited specifically, but it is preferred to be set in the range of 30-800 μm. If the thickness of low-thermal-expansion substrate 50 is less than 30 μm, its rigidity may not be ensured. On the other hand, if the thickness of low-thermal-expansion substrate 50 exceeds 800 μm, it is not preferred, since that would increase the entire thickness. Inorganic insulation layer 57 of the third example is made of inorganic material such as SiO2 (silicon dioxide) or Si3N4 (silicon nitride). An example of a specific layer structure will be outlined in the paragraphs describing a method for manufacturing a low-thermal-expansion substrate of the third example. - In inorganic insulation layer 57, multiple via
lands 64 andfirst wiring 66 to electrically connect predetermined vialands 64 are formed. Namely, vialands 64 connected to via conductors are formed in part offirst wiring 66 which is formed inside inorganic insulation layer 57, and predetermined vialands 64 are connected byfirst wiring 66. -
First wiring 66 is formed inside inorganic insulation layer 57 in such a way that the surface offirst wiring 66, including the surfaces of vialands 64, is positioned at substantially the same level as the surface of inorganic insulation layer 57. The thickness offirst wiring 66 is less than the thickness of later described second wiring. The thickness offirst wiring 66 of the third example is not limited to specifically, but it is preferred to be set at 2 μm or less. If the thickness offirst wiring 66 is 2 μm or less, finer wiring may be achieved, making it easier to adjust to highly integrated wiring inside a semiconductor element. - In addition, since
first wiring 66 is formed using a damascene method, the surface made with inorganic insulation layer 57 andfirst wiring 66 is flat. - Also, in the third example, the diameter of via
lands 64 is set larger than the diameter of viaconductors 76. However, the diameter of vialands 64 may also be set substantially the same as the diameter of viaconductors 76. When comparing the diameter of a via land and the diameter of a via conductor, the diameters at the surface where the via land and the via conductor come in contact with each other may be compared. -
Organic insulation layer 68 of the third example is made of organic material and is formed on inorganic insulation layer 57 andfirst wiring 66.Organic insulation layer 68 has openings (68 a) which expose via lands, and viaconductors 76 as conductive portions are formed in openings (68 a). In addition,second wiring 78 is formed on the surface oforganic insulation layer 68. - Furthermore,
pads 80 are formed in parts ofsecond wiring 78 formed onorganic insulation layer 68.Second wiring 78 andfirst wiring 66 are electrically connected by viaconductors 76. When mounting a semiconductor element,pads 80 are the portions to be connected to connection terminals of semiconductor element 90 by means of solder bumps 92 as well as the portions to be connected to viaconductors 22. -
Organic insulation layer 68 is a layer made with a resin from among thermosetting resins, photosensitive resins, resins with photosensitive groups attached to part of thermosetting resins, thermoplastic resins or a resin complex containing such resins or the like. Specifically, it is preferred to be made with a photosensitive polyimide resin. - Next,
protective film 82 and semiconductor element 90 are described.Protective film 82 is formed onorganic insulation layer 68 andsecond wiring 78.Protective film 82 has openings (82 a) partially exposingpads 80. - The material for
protective film 82 is not limited specifically, but organic material is preferred from a viewpoint of adhesiveness withorganic insulation layer 68. In openings (82 a), solder bumps 92 are formed with barrier-metal layer 84 in between. Semiconductor element 90 is mounted on low-thermal-expansion substrate 50 by means of bumps 92. - Other than IC chips, passive elements such as a capacitor (C), resistor (R), inductor (L) or electro-static discharge (ESD) element may further be mounted on low-thermal-
expansion substrate 50. Since interlayer resin insulation layers are formed on both upper and lower surfaces of low-thermal-expansion substrate 50, low-thermal-expansion substrate 50 is made substantially symmetrical in a vertical direction. Accordingly, warping caused by the thermal history during the manufacturing process may be reduced from occurring. - In the following, a method for manufacturing a low-thermal-expansion substrate of the third example is described with reference to
FIGS. 16-22 showing manufacturing steps. - First, as shown in
FIG. 16A , inorganic insulation layer 57 (which is formed withfirst SiO2 layer 52, Si3N4 layer 54 andsecond SiO2 layer 56, for example) is formed on low-thermal-expansion substrate 50. As for low-thermal-expansion substrate 50 of the third example, a silicon wafer is used and on the top surface of silicon wafer 51,first SiO2 layer 52, Si3N4 layer 54 andsecond SiO2 layer 56 are each formed by a chemical vapor deposition (CVD) method. - Next, resist 58 is applied, exposed to light and developed. Then, portions of resist 58 are removed from predetermined spots where openings will be formed in second SiO2 layer 56 (
FIG. 16B ). - Next, dry etching (reactive ion etching) is performed using a gas containing fluorine, for example, CF4, SF4 or the like as etching gas to etch portions of
second SiO2 layer 56 where resist 58 is not formed. Accordingly, a pattern such as shown inFIG. 16C is formed insecond SiO2 layer 56. During such dry etching, Si3N4 layer 54 functions as an etching stopper. - Next,
seed layer 60 is formed on the surface ofsecond SiO2 layer 56 using sputtering, for example (FIG. 16D ). In the third example,seed layer 60 is formed with TaN, Ta and Cu sputtered films from the bottom in that order; however, the third example is not limited to such. - Next, using
seed layer 60 as a power-supply layer, electrolytic copper plating is performed to form electrolytic copper-plated layer 62 (FIG. 16E ). Such electrolytic copper plating may be performed using a conventionally known method. - Next, chemical mechanical polishing (CMP) is conducted to remove electrolytic copper-plated
layer 62 as well asseed layer 60 on the surface of second SiO2 layer 56 (FIG. 17A ). Such CMP may be conducted using a method and equipment known in a conventional damascene method. The portions of the electrolytic copper-plated layer remaining after the CMP become vialands 64 andfirst wiring 66. Through the process conducted so far, inorganic insulation layer and first wiring may be formed. In addition, on the surfaces of inorganic insulation layer and first wiring, inorganic thin film such as Si3N4 may also be formed using CVD, for example. Such inorganic thin film is formed to improve adhesiveness between the organic insulation layer and inorganic insulation layer. - Next, using a UV laser, for example,
openings 258 are formed at predetermined spots of low-thermal-expansion substrate 50 (FIG. 17B ). Formingsuch openings 258 is not limited to any specific method, and dry etching (reactive ion etching), wet etching using an alkaline etchant, or the like may be employed. Then, resist 260 is patterned to expose openings 258 (FIG. 17C ). After that, dry etching (reactive ion etching) is conducted using resist 260 as a mask to etchfirst SiO2 layer 52 and Si3N4 layer 54 in that order. Accordingly, the lower surfaces of vialands 64 are exposed. - Next, using a dip-coating method or a spin-coating method, liquid resin is coated on the lower surface of low-thermal-
expansion substrate 50, and dried at approximately 200° C. for an hour to form insulative film 256 (FIG. 17D ). During that time,insulative film 256 is formed on the lower surface of low-thermal-expansion substrate 50 and the wall surfaces ofopenings 258. As for the liquid resin to be used in that step, photosensitive resin (for example, brand name: WPR, series: 2580 made by JSR Corp.) is preferred from a viewpoint that insulativefilm 256 on the surfaces of vialands 64 can be easily removed as described later. More specifically, liquid resin containing the following is used: methyl-ethyl ketone 20-30 weight %; ethyl lactate 20-30 weight %; filler 15-25 weight %; novolac resin 5-15 weight %; melamine compound 1-10 weight %; phenol resin 1-10 weight %; crosslinked rubber 1-10 weight %; epoxy compound 1-5 weight %; low molecular weight phenol resin 1-5 weight %; coupling agent 0.1-3 weight %; and triazine-based photosensitive agent 0.1-3 weight %. To form organic insulative film, vacuum deposition, for example, may also be used other than a spin-coating method or dip-coating method. - Next, the substrate is exposed to light through
mask 262 with openings corresponding to openings 258 (FIG. 18A ). Then, the substrate is developed and the exposed portions of insulative film 256 (bottoms of openings 258) are removed (FIG. 18B ). Through such a process, the lower surfaces of vialands 64 are exposed again on the lower side of low-thermal-expansion substrate 50. - Next, conductive
thin film 254 is formed on the exposed lower surfaces of vialands 64 and on the surface of insulative film 256 (FIG. 18C ). Conductivethin film 254 is made with Ni/Cu, for example, and formed by sputtering. Forming conductivethin film 254 is not limited to such. In addition, a method to formconductive film 254 is not limited to sputtering; for example, electroless plating may also be used. Moreover, electrolytic copper plating is performed using conductivethin film 254 as a power-source layer to form copper-plated layer 252 (FIG. 19A ). - Next, resist 264 is formed on areas of copper-plated
layer 252 where pads will be formed (FIG. 19B ). Then, portions of copper-platedlayer 252 and conductivethin film 254 where resist 264 is not formed are removed by etching (FIG. 19C ). By such a process, penetratingelectrodes 250 andpads 268 are formed. - In the following, forming an organic insulation layer is described. First, on inorganic insulation layer 57 and
first wiring 66,organic insulation layer 68 is formed (FIG. 20A ), in which openings (68 a) are formed (FIG. 20B ). To formorganic insulation layer 68, a method of applying uncured photosensitive polyimide resin using a roll coater, for example, may be used. To form openings, an exposure and development treatment may be used. - Next,
seed layer 72 is formed on the surface of organic insulation layer 68 (including the wall surfaces of openings (68 a)) and top surfaces of vialands 64 exposed through openings (68 a)) (FIG. 21A ).Seed layer 72 is formed by sputtering, for example, and is made up of TiN, Ti and Cu in that order, for example, from the surface oforganic insulation layer 68 in the third example. By using TiN to formseed layer 72, copper ion diffusion may be effectively suppressed from occurring in copper plating that forms wiring. However, the formation ofseed layer 72 is not limited to the above. - Next, plating resist 74 is formed, and then exposed and developed through a mask to remove portions of plating resist 74 from areas where second wiring will be formed (
FIG. 21B ). As for such a plating resist, a liquid resist may be used, for example. - Then, electrolytic copper plating is performed using
seed layer 72 as a power-supply layer to form copper plating in the areas where plating resist 74 was removed (FIG. 21C ). In doing so, viaconductors 76 are formed inorganic insulation layer 68. In addition,pads 80 andsecond wiring 78 are formed onorganic insulation layer 68. - Next, the remaining resist is removed, and
seed layer 72 under the removed plating resist is etched away as well (FIG. 22A ).Etching seed layer 72 is not limited to any specific method; however, dry etching (reactive ion etching) is preferred in terms of suppressing over-etching of electrolytic plated copper. - Through the steps so far, the organic insulation layer and second wiring may be formed.
- In the following, further
organic insulation layer 82 is formed onorganic insulation layer 68. Then, openings (82 a) are formed on the newly formedorganic insulation layer 82. This newly formedorganic insulation layer 82 will become protective film (FIG. 22B ). The same material asorganic insulation layer 68 may be used fororganic insulation layer 82 as protective film. Also, when forming openings (82 a), the same method for forming openings (68 a) inorganic insulation layer 68 may be used. - Next, barrier-metal layer 84 is formed in openings (82 a) formed in organic insulation layer 82 (
FIG. 22C ). Barrier-metal layer 84 may be formed by sputtering, for example, tantalum nitride and tantalum in that order. However, the material and method for barrier-metal layer 84 are not limited to anything specific. Although omitted from being shown in the drawings, Ni/Au plating is performed on the surface of barrier-metal layer 84 exposed through the openings of the protective film. Such film is formed to ensure adhesiveness between solder and pads when later-described soldering is conducted. Protective film and barrier-metal layers are formed according to requirements. - When forming a low-thermal-expansion substrate on a silicon wafer as a support substrate, by using a silicon wafer sufficiently large for the size of a low-thermal-expansion substrate, multiple low-thermal-expansion substrates may be formed on a sheet of silicon wafer. When multiple low-thermal-expansion substrates are formed on a sheet of silicon wafer, low-thermal-expansion substrates may be divided into units by cutting the silicon-wafer sheet by dicing or the like at an appropriate time such as either before or after the process of mounting semiconductor elements. In doing so, low-thermal-expansion substrates may be efficiently manufactured.
- In the following, steps of manufacturing multilayer printed
wiring board 10 according to the third example are described with reference toFIGS. 12-13 . First, low-thermal-expansion substrate 50 is accommodated in opening (12 a) ofcore base material 12 mounted onPET film 402, andresin 404 is filled in the gaps between opening (12 a) and low-thermal-expansion substrate 50 so that low-thermal-expansion substrate 50 is fixed to core base material 12 (FIG. 12A ). - On the upper and lower sides of
core base material 12 after the PET film is removed, low-flow prepreg (14α, 14α) is arranged. Then, on the outer surfaces of prepreg (14α, 14α),metal foil 16 such as copper foil is arranged (FIG. 12B ). Here,core base material 12 is made by laminating multiple sheets of prepreg with a core material such as glass cloth impregnated with resin such as epoxy resin or bismaleimide triazine (BT) resin, then by curing the prepreg. Prepreg (14α) is made by impregnating core material such as glass cloth with resin such as epoxy or bismaleimide triazine (BT) resin. Low-flow prepreg (14α) is made by impregnating a certain amount of resin so that less resin will flow out, or by semi-curing the resin to a certain degree so that less resin will flow out. - Next,
core base material 12, prepreg (14α, 14α) andmetal foil 16 are pressed and integrated (FIG. 12C ). At that time, it is also preferred to cure prepreg (14α, 14α) by adding heat to make the prepreg upper interlayer resin layer (14U) and lower interlayer resin layer (14D). - While via
openings 18 are formed in interlayer resin layers (14U, 14D) by a laser, through-hole openings 20 are formed by a laser or drill to penetrate upper interlayer resin layer (14U),core base material 12 and lower interlayer resin layer (14D). Then, plated-metal film is formed by electroless copper plating and electrolytic copper plating, and viaconductors 22 are formed in viaopenings 18 and through-hole conductors 24 are formed in through-hole openings 20 (FIG. 12D ). - After filler was filled in through-
hole conductors 24, resin film for interlayer resin insulation layers (brand name: ABF-45SH, made by Ajinomoto Fine-Techno Co., Inc.) which is a little larger than the substrate, was placed on the substrate, preliminarily pressurized under predetermined conditions, then cut to size. Then, the film was laminated using vacuum laminator equipment under the following conditions, and interlayer resin insulation layers 406 were formed (FIG. 12E ). - Next, using a CO2 gas laser with a wavelength of 10.4 μm under predetermined conditions, via hole openings (406 a) were formed in interlayer resin insulation layers 406 (
FIG. 12F ). - Then, the surfaces of interlayer resin insulation layers 406 including the inner walls of via-hole openings (406 a) were roughened (not shown in the drawing). Such a roughening treatment is not always required.
- Then, after the above treatment, the substrate was immersed in a neutralizer (made by Shipley Company LLC) and washed with water. In addition, palladium catalyst was applied to the roughened surfaces of the substrate, and catalytic nuclei were adhered to the surfaces of the interlayer resin insulation layers and the inner walls of via-hole openings.
- Next, the substrate with adhered catalyst was immersed in an electroless copper plating solution to form electroless copper-plated film with a thickness of 0.3-3.0 μm on the entire roughened surface. Accordingly, a substrate was obtained in which electroless copper-plated
films 408 were formed on the surfaces of interlayer resin insulation layers 406 including the inner walls of via-hole openings 51 (FIG. 12G ). - Commercially available photosensitive dry film was laminated on the substrate having electroless copper-plated
films 408, and the dry film was exposed to light and developed. Accordingly, plating resists 408 were formed. Then, the substrate was washed with 50° C. water to degrease it, washed with 25° C. water, and further cleansed with sulfuric acid. Then, electrolytic plating was performed to form electrolytic copper-platedfilms 412 with an approximate thickness of 15 μm in areas where plating resist 408 was not formed (FIG. 12H ). - Furthermore, after plating resists 410 were removed by a 5% KOH solution, the electroless plating film under the plating resists was dissolved and removed by etching using a mixed solution of sulfuric acid and hydrogen peroxide. Accordingly, independent
conductive circuits 416 and viaholes 416 were formed (FIG. 13A ). - By repeating the above procedure, further upper-layer interlayer insulation layers 466 with
conductive circuits 426 and viaholes 424 were formed. Accordingly, a multilayer printed wiring board was obtained (FIG. 13B ). - Next, on both surfaces of the multilayer printed wiring board, a commercially available solder-resist composition was applied to a required thickness, dried, then exposed to light and developed to form openings. Then, a heating treatment was further conducted to cure the solder-resist composition, and solder-resist
layers 28 with openings (28 a) were formed (FIG. 13C ). - (19) Next, on the conductive circuits exposed through the openings of the solder-resist layers, a nickel-plated layer (not shown in the drawings) and a gold-plated layer were formed (not shown in the drawings). Other than forming nickel-gold layers, a single layer of tin, or of noble metal (gold, silver, palladium, platinum or the like) may also be formed.
- Then, interlayer resin layer (14U), interlayer
resin insulation layer 406, interlayerresin insulation layer 466 and solder-resistlayer 28 on low-thermal-expansion substrate 50 were removed (FIG. 13D ). - Next, solder bumps (32U, 32D) are formed in openings (28 a) of solder-resist layers 28 (
FIG. 13E ). Then, IC chip 90 is mounted on low-thermal-expansion substrate 50 (FIG. 14 ). Solder bumps (32U) are not required here, but are required when another multilayer printed wiring board is mounted on multilayer printedwiring board 10. Also, the number of wiring layers is not limited specifically. - In the multilayer printed wiring board of the third example, built-up layers are formed on both surfaces of low-thermal-
expansion substrate 50 and ofcore base material 12. Accordingly, the degree of latitude in distributing wiring may increase. - In multilayer printed
wiring board 10 of the third example, built-up layers are formed by alternately laminating interlayer resin insulation layers (406, 466) and conductive layers (416, 426) on interlayer resin layers (14U, 14D). Thus, fine-pitch wiring distribution may be achieved. - In multilayer printed
wiring board 10 of the third example, fine wiring with a fine pitch may be formed on a low-thermal-expansion substrate for mounting an IC chip. Thus, the number of wiring layers may be reduced compared with conventional multilayer printed wiring boards. - In multilayer printed
wiring board 10 of the third example, sincecore base material 12 with a greater Young's modulus and higher rigidity than interlayer resin insulation layers is formed, warping caused, for example, by thermal history during the manufacturing process is suppressed, and reliability may be enhanced in such a multilayer printed wiring board. - In multilayer printed
wiring board 10 of the third example, the thermal expansion coefficient of low-thermal-expansion substrate 50 is set at 3-10 ppm. Thus, the difference in thermal expansion coefficients between mounted semiconductor element 90 and low-thermal-expansion substrate 50 is reduced. Accordingly, cracks may seldom occur in solder bumps due to thermal stress caused by a difference in their thermal expansion coefficients. - In multilayer printed
wiring board 10 of the Third Example, silicon may be used as a low-thermal-expansion substrate. In doing so, fine wiring with a fine pitch may be formed on the low-thermal-expansion substrate, and the connection reliability of solder bumps as described above may also be ensured. - In a multilayer printed wiring board of the third example, since through-
hole conductors 24 are formed penetrating from the upper-surface side to the lower-surface side ofcore base material 12, wiring may be distributed with less restriction. Here, if through-hole conductors 24 ofcore base material 12 are set as signal conductors, the amount of current in such conductors is reduced, and the heat generated in the core base material will decrease. Meanwhile, through-hole conductors 250 of low-thermal-expansion substrate 50 may be used as power-source or ground conductors. In doing so, the length of power-source wiring to the IC chip may be shortened, thus decreasing impedance and ensuring smooth power supply during high-frequency drive. Moreover, since fine through-hole conductors for signals are formed in the core base material, the pitch for power-source or ground through-hole conductors formed inside low-thermal-expansion substrate 50 may be widened. Also, the size of low-thermal-expansion substrate 50 may be reduced by the size of areas for signal through-hole conductors formed in the core base material. - A method for manufacturing a multilayer printed wiring board according to the fourth example is described. The structure of a multilayer printed wiring board of the fourth example is the same as that of the third example.
- A method for manufacturing multilayer printed
wiring board 10 according to the fourth example is described with reference toFIGS. 23-24 . - (1)
Metal film 460 with a carrier is prepared (FIG. 23A ). Such a metal film with a carrier is made up of carrier (support board) (460 a) and metal film (460 b) on the carrier; the metal film is laminated on both surfaces of the carrier.Removable layers 462 are formed on metal film (460 b). As for the carrier, a substrate with reinforcing glass fabric or double-sided copper-clad laminate with a thickness of 40-800 μm may be used. As for the metal film, copper foil, nickel foil, aluminum foil or the like with a thickness of 3-50 μm may be used. As forremovable layer 462, the following may be used: metal removable layers made of Ni, Cr or the like; or organic removable layers made of carboxybenzotriazole (CBTA), N′,N′-bis (benzotriazole-methyl) urea (BTD-U), 3-amino-1H-1,2,4-triazole (ATA), or the like. - Meanwhile, copper-plated
film 86 is formed onorganic insulation layer 68 and solder bumps 92 in low-thermal-expansion substrate 50. - (2) Low-thermal-
expansion substrate 50 accommodated in opening (12 a) ofcore base material 12 is laminated on both surfaces ofmetal film 460 with a carrier, wherecore layer 464 and prepreg (466, 466) arranged on both surfaces of the core layer are placed between the substrate and the metal film (FIG. 23B ). - (3) Next, the same as in the third example, lower interlayer resin insulation layers 36, via
conductors 40,conductive circuits 38, upper interlayer resin insulation layers 42, viaconductors 46 andconductive circuits 44, along with solder-resistlayers 28, are formed on the surfaces of low-thermal-expansion substrates 50 arranged on the upper and lower sides (FIG. 23C ). - (4) After that, using
removable layers 462,metal film 460 with a carrier is separated from the laminates arranged on the upper and lower sides (FIG. 24A ). The separated upper-side laminate is shown inFIG. 24B ). - (5) Using a laser,
core layer 464 andresin layers 466, which are the cured prepreg arranged on both surfaces of the core layer, are removed from the upper side of low-thermal-expansion substrate 50 to expose copper-platedfilm 86 on low-thermal-expansion substrate 50 (FIG. 24C ). - (6) Copper-plated
film 86 on low-thermal-expansion substrate 50 is removed by etching (FIG. 24D ). Since the rest of the procedure is the same as in the third example, its description is omitted here. In the fourth example, productivity is approximately twice as that of the second example. -
FIG. 25A shows a method for manufacturing a multilayer printed wiring board according to the first modified example of the fourth example. In the fourth example,metal film 460 with a carrier is used. In the first modified example, a multilayer printed wiring board is manufactured by laminating low-thermal-expansion substrates 50 andcore base materials 12 on both surfaces ofPET film 480 where adhesive film is formed. -
FIG. 25B shows a method for manufacturing a multilayer printed wiring board according to the second modified example of the fourth example. In the fourth example, after low-thermal-expansion substrates 50 andcore base materials 12 are laminated onmetal film 460 with a carrier, interlayer resin insulation layers 36 are formed. By contrast, in the second modified example, after interlayer resin insulation layers 36 are formed on low-thermal-expansion substrates 50 andcore base materials 12, low-thermal-expansion substrates 50 andcore base materials 12 are laminated onmetal film 460 with a carrier by means ofremovable material 470 made of thermoplastic resin. In the second modified example, protective copper-plated film is not required to be formed on low-thermal-expansion substrate 50. -
FIG. 25C shows a method for manufacturing a multilayer printed wiring board according to the third modified example of the fourth example. In the third modified example, betweenremovable material 470 of the second modified example and low-thermal-expansion substrate 50 andcore base material 12,removable sheet 472 is further arranged. - A multilayer printed wiring board according to the fifth example is described. As shown in
FIG. 26 , a multilayer printed wiring board of the fifth example has two sheets of core substrate (12A, 12B), and between core substrates (12A, 12B), built-up layers are formed withinterlayer insulation layer 42, viaholes 40,conductive circuits 38 andinterlayer insulation layer 36.Conductive circuits 44 are formed on the upper surface of core substrate (12B). Via holes 540 are formed inside core substrate (12B) to penetrate core substrate (12B). Solder bumps (32D) are formed on via holes 540 by means of Ni/Pb/Au layer 512. Opening (12 a) is formed in core substrate (12A), and above-described low-thermal-expansion substrate 50 made of resin, silicon, ceramics or the like is accommodated in opening (12 a). In low-thermal-expansion substrate 50, viaholes 158 are formed to be connected to above-described viaholes 40 andconductive circuits 38. Solder bumps (32U) are formed on the upper surfaces of viaholes 158. Alignment marks 153 are formed in low-thermal-expansion substrate 50. Solder-resistlayer 28 is formed on core substrate (12 a) and low-thermal-expansion substrate 50. In the fifth example, warping in the entire wiring board may be suppressed by sandwiching the built-up layers with two highly rigid sheets of core substrate (12A, 12B). - A method for manufacturing multilayer printed
wiring board 10 according to the fifth example is described with reference toFIG. 27 . - (1) Low-thermal-
expansion substrate 50 with alignment marks 153 is accommodated in opening (12 a) in the center of core substrate (12A) reinforced with 40-800 μm-thick glass fabric and impregnated with resin (FIG. 27A ). Here, core substrate (12A) and low-thermal-expansion substrate 50 are supported by PET film 514, and resin 516 is filled between opening (12 a) and low-thermal-expansion substrate 50. - (2) Meanwhile,
conductive circuits 44,interlayer insulation layer 42, viaholes 40 andconductive circuits 38 are formed on core substrate (12B) reinforced with 40-800 μm-thick glass fabric and impregnated with resin. Then,adhesive layer 36 is formed oninterlayer insulation layer 42 and conductive circuits 38 (FIG. 27B ). - (3) Core substrate (12A) with accommodated low-thermal-
expansion substrate 50 and core substrate (12B) with built-up layers are laminated, and the PET film is removed (FIG. 27C ). - (4) Holes 518 are formed to penetrate low-thermal-
expansion substrate 50 andinterlayer insulation layer 36, and viaholes 158 are formed. In the same manner, holes 520 are formed to penetrate core substrate (12B), and via holes 540 are formed (FIG. 27D ). Solder bumps (32D) are formed on via holes 540 by means of Ni/Pb/Au layer 512. - (5) Solder-resist
layer 28 is formed on low-thermal-expansion substrate 50 and core substrate (12A), and solder bumps (32U) are formed in openings (28 a) of the solder-resist layer (FIG. 26 ). - A multilayer printed wiring board according to an embodiment of the present invention has a through-hole conductor that penetrates from the upper surface to the lower surface of the low-thermal-expansion substrate, a core base material that accommodates the low-thermal-expansion substrate in its opening, and built-up layers formed by laminating an interlayer resin insulation layer and a conductive layer on the low-thermal-expansion substrate and the core base material.
- For example, by mounting a semiconductor element on a low-thermal-expansion substrate such as an Si (silicon) substrate, the difference in thermal expansion coefficients between the semiconductor element and the low-thermal-expansion substrate decreases. Accordingly, thermal stress exerted on solder bumps for mounting a semiconductor element is mitigated and an electrical disconnect in the solder bumps is suppressed. Therefore, connection reliability may be ensured. By forming wiring layers on a low-thermal-expansion substrate, electrode pitches in a semiconductor element may be gradually fanned out. However, if an interlayer resin insulation layer that forms a wiring layer expands/shrinks according to the thermal history of the semiconductor element, a printed wiring board may warp due to such expansion/shrinkage of the interlayer resin insulation layer. For that matter, since a printed wiring board according to the present invention has a core base material surrounding the low-thermal-expansion substrate, warping caused by the thermal history of the semiconductor element may be efficiently suppressed.
- By accommodating a low-thermal-expansion substrate in an opening of a core base material, the thickness in the vertical direction may be reduced.
- Also, by connecting a through-hole conductor of a low-thermal-expansion substrate and a conductive layer of a wiring layer with a copper-plated via conductor, for example, their connection reliability may be enhanced. Furthermore, since the present invention is different from an interposer such as disclosed in Japanese Laid-Open Patent Publication 2001-102479, the connection spots of solder bumps are fewer and the number of reflow procedures on the substrate decreases accordingly. Especially in recent years, since leadless solder, for example Sn-3Ag-0.5Cu, has been mainly used, the fusing temperature of such solder is becoming higher than that of tin-lead solder. Thus, the reflow temperature of such solder tends to be higher. Accordingly, the impact from reflow on wiring layers is becoming greater. Therefore, as in the present invention, by using via conductors when connecting a low-thermal-expansion substrate and a wiring board for accommodating the substrate, the number of reflow procedures may be reduced. As a result, wiring reliability may be improved.
- If a wiring layer is formed on a core base material surrounding a low-thermal-expansion substrate, the wiring density of the core base material may be reduced by forming high-density wiring on the low-thermal-expansion substrate on which to mount an IC chip. Thus, the size of a low-thermal-expansion substrate where high-density wiring is required may be minimized. Furthermore, alignment accuracy when forming wiring on the core base material may be mitigated, allowing a rough wiring design of the wiring layer. Accordingly, the yield rates of wiring increase and productivity may improve.
- The material for forming a core base material of a low-thermal-expansion substrate is preferred to be silicon. However, the material is not limited to such. For example, a ceramic substrate such as following may also be used: pyrex glass, zirconia, aluminum nitride, silicon nitride, silicon carbide, alumina, mullite, cordierite, steatite, forsterite or the like. Among those, an Si substrate is preferred in light of costs, since it is inexpensive and easy to obtain. Moreover, when using a low-thermal-expansion substrate made of resin with a thermal expansion coefficient of 2.5-10 ppm, it is easier to form penetrating holes using a laser.
- Solder material to use in bonding portions between electronic components such as an IC and a multilayer printed wiring board is not limited to a specific kind, and the following may be used, for example: Sn/Pb, Sn/Ag, Sn/Ag/Cu, Sn, Sn/Cu, Sn/Sb, Sn/In/Ag, Sn/Bi or Sn/In.
- In addition, by forming passive elements such as an inductor (L), capacitor (C), resistor (R), electrostatic discharge (ESD) or voltage regulator module (VRM) (DC-DC converter) on the core base material, on the low-thermal-expansion substrate or in a wiring layer, the power source may be reinforced and noise may be abated. Furthermore, by forming part of a redistribution layer (for example, a global wiring layer) of the IC chip in the low-thermal-expansion substrate, the yield rates of IC chips rise and manufacturing costs may be reduced.
- Obviously, numerous modifications and variations of the present invention are possible in light of the above teachings. It is therefore to be understood that within the scope of the appended claims, the invention may be practiced otherwise than as specifically described herein.
Claims (20)
1. A method for manufacturing a multilayer printed wiring board, comprising:
providing a core base material having a penetrating portion and placed on a support material;
mounting a low-thermal-expansion substrate having a through-hole conductor on the support material such that the low-thermal-expansion substrate is placed in the penetrating portion of the core base material;
forming at least one insulation layer on the low-thermal-expansion substrate and the core base material such that a portion of an insulating material of the insulation layer is filled in a gap between the low-thermal-expansion substrate and an inner wall of the core base material and that the low-thermal-expansion substrate is fixed to the core base material;
forming a conductive layer on the insulation layer;
forming inside the insulation layer a via conductor electrically connected to the conductive layer; and
removing the support material after the low-thermal-expansion substrate is fixed to the core base material.
2. The method for manufacturing a multilayer printed wiring board according to claim 1 , further comprising:
forming, on the low-thermal-expansion substrate, a buildup structure comprising an insulation layer and a conductive layer,
wherein the low-thermal-expansion substrate having the buildup structure is mounted on the support material.
3. The method for manufacturing a multilayer printed wiring board according to claim 1 , further comprising:
forming, on the low-thermal-expansion substrate, a buildup structure comprising a plurality of insulation layers and a plurality of conductive layers alternately formed on the low-thermal-expansion substrate; and
forming a solder bump on an outermost conductive layer among the plurality of conductive layers,
wherein the low-thermal-expansion substrate having the solder bump is mounted on the support material.
4. The method for manufacturing a multilayer printed wiring board according to claim 2 , wherein the forming of the buildup layer comprises forming a via conductor electrically connecting the through-hole conductor of the low-thermal-expansion substrate and the conductive layer of the buildup structure.
5. The method for manufacturing a multilayer printed wiring board according to claim 3 , wherein the forming of the buildup layer comprises forming a via conductor electrically connecting the through-hole conductor of the low-thermal-expansion substrate and the conductive layer of the buildup structure.
6. The method for manufacturing a multilayer printed wiring board according to claim 1 , wherein the low-thermal-expansion substrate includes a low-thermal-expansion resin having a thermal expansion coefficient in a range of 2.5 to 10 ppm.
7. The method for manufacturing a multilayer printed wiring board according to claim 2 , wherein the buildup structure is formed such that at least a portion of the buildup structure is positioned inside the penetrating portion of the core base material.
8. The method for manufacturing a multilayer printed wiring board according to claim 3 , wherein the buildup structure is formed such that at least a portion of the buildup structure is positioned inside the penetrating portion of the core base material.
9. The method for manufacturing a multilayer printed wiring board according to claim 2 , wherein the buildup structure is formed such that at least a portion of the conductive layer of the buildup structure is positioned inside the penetrating portion of the core base material.
10. The method for manufacturing a multilayer printed wiring board according to claim 3 , wherein the buildup structure is formed such that at least a portion of the conductive layer of the buildup structure is positioned inside the penetrating portion of the core base material.
11. The method for manufacturing a multilayer printed wiring board according to claim 2 , wherein the core base material has Young's modulus greater than Young's modulus of a resin material of the insulation layer of the buildup structure.
12. The method for manufacturing a multilayer printed wiring board according to claim 2 , wherein the buildup structure has a thickness less than a thickness of the low-thermal-expansion substrate.
13. The method for manufacturing a multilayer printed wiring board according to claim 1 , wherein a tapered corner portion is formed in the low-thermal-expansion substrate.
14. The method for manufacturing a multilayer printed wiring board according to claim 2 , wherein a plurality of mounting pads are formed on the buildup structure to mount a semiconductor element.
15. The method for manufacturing a multilayer printed wiring board according to claim 1 , further comprising forming a resin layer on the low-thermal-expansion substrate.
16. The method for manufacturing a multilayer printed wiring board according to claim 15 , further comprising forming a conductive layer on the resin layer of the low-thermal-expansion substrate.
17. The method for manufacturing a multilayer printed wiring board according to claim 2 , wherein the through-hole conductor is extended through the insulation layer of the buildup structure.
18. The method for manufacturing a multilayer printed wiring board according to claim 3 , wherein the through-hole conductor is extended through the insulation layer of the buildup structure.
19. The method for manufacturing a multilayer printed wiring board according to claim 4 , wherein the through-hole conductor is tapered in a first direction, and the via conductor formed in the buildup layer is tapered in a second direction opposite to the first direction.
20. The method for manufacturing a multilayer printed wiring board according to claim 5 , wherein the through-hole conductor is tapered in a first direction, and the via conductor formed in the buildup layer is tapered in a second direction opposite to the first direction.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/449,322 US20150026975A1 (en) | 2009-03-27 | 2014-08-01 | Multilayer printed wiring board |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16406609P | 2009-03-27 | 2009-03-27 | |
US12/609,447 US8829355B2 (en) | 2009-03-27 | 2009-10-30 | Multilayer printed wiring board |
US14/449,322 US20150026975A1 (en) | 2009-03-27 | 2014-08-01 | Multilayer printed wiring board |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/609,447 Division US8829355B2 (en) | 2009-03-27 | 2009-10-30 | Multilayer printed wiring board |
Publications (1)
Publication Number | Publication Date |
---|---|
US20150026975A1 true US20150026975A1 (en) | 2015-01-29 |
Family
ID=42782721
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/609,447 Active 2031-04-23 US8829355B2 (en) | 2009-03-27 | 2009-10-30 | Multilayer printed wiring board |
US14/449,322 Abandoned US20150026975A1 (en) | 2009-03-27 | 2014-08-01 | Multilayer printed wiring board |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/609,447 Active 2031-04-23 US8829355B2 (en) | 2009-03-27 | 2009-10-30 | Multilayer printed wiring board |
Country Status (2)
Country | Link |
---|---|
US (2) | US8829355B2 (en) |
JP (1) | JP2010232636A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120080786A1 (en) * | 2010-09-30 | 2012-04-05 | Ibiden Co., Ltd. | Electronic component and method for manufacturing the same |
TWI677070B (en) * | 2017-03-08 | 2019-11-11 | 美商格芯(美國)集成電路科技有限公司 | Integrated circuit structure including via interconnect structure abutting lateral ends of metal lines and methods of forming same |
US11866359B2 (en) | 2019-10-29 | 2024-01-09 | Corning Incorporated | Methods for forming curved glass articles |
Families Citing this family (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4824397B2 (en) * | 2005-12-27 | 2011-11-30 | イビデン株式会社 | Multilayer printed wiring board |
US7462784B2 (en) * | 2006-05-02 | 2008-12-09 | Ibiden Co., Ltd. | Heat resistant substrate incorporated circuit wiring board |
JP2012151372A (en) * | 2011-01-20 | 2012-08-09 | Ibiden Co Ltd | Wiring board and manufacturing method of the same |
US8923008B2 (en) | 2011-03-08 | 2014-12-30 | Ibiden Co., Ltd. | Circuit board and method for manufacturing circuit board |
JP5797548B2 (en) * | 2011-12-28 | 2015-10-21 | 京セラサーキットソリューションズ株式会社 | Wiring board and probe card using the same |
US9117730B2 (en) * | 2011-12-29 | 2015-08-25 | Ibiden Co., Ltd. | Printed wiring board and method for manufacturing printed wiring board |
JP2013214568A (en) * | 2012-03-30 | 2013-10-17 | Fujitsu Ltd | Wiring board and wiring board manufacturing method |
US9613917B2 (en) * | 2012-03-30 | 2017-04-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package-on-package (PoP) device with integrated passive device in a via |
US8756546B2 (en) | 2012-07-25 | 2014-06-17 | International Business Machines Corporation | Elastic modulus mapping of a chip carrier in a flip chip package |
US9165887B2 (en) | 2012-09-10 | 2015-10-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device with discrete blocks |
US9391041B2 (en) | 2012-10-19 | 2016-07-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out wafer level package structure |
US8650512B1 (en) | 2012-11-15 | 2014-02-11 | International Business Machines Corporation | Elastic modulus mapping of an integrated circuit chip in a chip/device package |
JP2014168007A (en) * | 2013-02-28 | 2014-09-11 | Kyocer Slc Technologies Corp | Wiring board and manufacturing method of the same |
JP6041731B2 (en) * | 2013-03-27 | 2016-12-14 | 新光電気工業株式会社 | Interposer and electronic component package |
CN104349609A (en) * | 2013-08-08 | 2015-02-11 | 北大方正集团有限公司 | Printed circuit board and manufacturing method thereof |
KR101548421B1 (en) * | 2013-08-27 | 2015-08-28 | 삼성전기주식회사 | Method for Manufacturing Multi-Layered Printed Circuit Board |
JP2015050315A (en) * | 2013-08-31 | 2015-03-16 | イビデン株式会社 | Coupling type printed wiring board and method of manufacturing the same |
WO2015048808A1 (en) * | 2013-09-30 | 2015-04-02 | Wolf Joseph Ambrose | Silver thick film paste hermetically sealed by surface thin film multilayer |
US9373527B2 (en) | 2013-10-30 | 2016-06-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Chip on package structure and method |
JP6077436B2 (en) * | 2013-11-28 | 2017-02-08 | 京セラ株式会社 | Wiring board and method of mounting semiconductor element on wiring board |
EP3113586B1 (en) | 2014-02-26 | 2018-11-28 | NGK Insulators, Ltd. | Insulating substrate having through-holes |
JP2016122776A (en) * | 2014-12-25 | 2016-07-07 | イビデン株式会社 | Printed wiring board with bump and method for manufacturing the same |
KR101629285B1 (en) * | 2015-07-08 | 2016-06-22 | 두두테크 주식회사 | A manufacturing method of brake pedal coil printed circuit board for vehicle |
US10283445B2 (en) | 2016-10-26 | 2019-05-07 | Invensas Corporation | Bonding of laminates with electrical interconnects |
US10206286B2 (en) | 2017-06-26 | 2019-02-12 | Infineon Technologies Austria Ag | Embedding into printed circuit board with drilling |
CN108040448B (en) * | 2017-12-04 | 2020-08-11 | 中国电子科技集团公司第四十一研究所 | Mounting and fixing structure of independently packaged radio frequency power amplification chip |
US11018082B2 (en) * | 2018-07-30 | 2021-05-25 | Dyi-chung Hu | Space transformer and manufacturing method thereof |
JP2020027824A (en) * | 2018-08-09 | 2020-02-20 | ローム株式会社 | Light-emitting device and display device |
CN215268953U (en) | 2018-09-27 | 2021-12-21 | 株式会社村田制作所 | Resin multilayer substrate |
KR102268389B1 (en) * | 2019-09-11 | 2021-06-23 | 삼성전기주식회사 | Printed circuit board and antenna module comprising the same |
US11723150B2 (en) * | 2020-09-04 | 2023-08-08 | Micron Technology, Inc. | Surface mount device bonded to an inner layer of a multi-layer substrate |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060272853A1 (en) * | 2005-06-03 | 2006-12-07 | Ngk Spark Plug Co., Ltd. | Wiring board and manufacturing method of wiring board |
US20060283547A1 (en) * | 2005-06-15 | 2006-12-21 | Shinji Yuri | Wiring board and method for manufacturing the same |
US20080093117A1 (en) * | 2005-07-12 | 2008-04-24 | Murata Manufacturing Co., Ltd. | Multilayer circuit board and manufacturing method thereof |
US20080277150A1 (en) * | 2007-05-07 | 2008-11-13 | Ngk Spark Plug Co., Ltd. | Wiring board with built-in component and method for manufacturing the same |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US336129A (en) * | 1886-02-16 | Feed l | ||
US345418A (en) * | 1886-07-13 | dubyea | ||
US345405A (en) * | 1886-07-13 | baetlbtt | ||
US336123A (en) * | 1886-02-16 | Meat-hook | ||
DE69626747T2 (en) * | 1995-11-16 | 2003-09-04 | Matsushita Electric Ind Co Ltd | Printed circuit board and its arrangement |
JP2001036253A (en) | 1999-07-26 | 2001-02-09 | Shinko Electric Ind Co Ltd | Multi-layered wiring circuit board and its manufacture |
JP2001102479A (en) | 1999-09-27 | 2001-04-13 | Toshiba Corp | Semiconductor integrated circuit device and manufacturing method thereof |
US7049170B2 (en) * | 2003-12-17 | 2006-05-23 | Tru-Si Technologies, Inc. | Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities |
TW200531610A (en) * | 2004-01-30 | 2005-09-16 | Ibiden Co Ltd | Multilayer printed wiring board and method for manufacturing same |
JP2005286112A (en) * | 2004-03-30 | 2005-10-13 | Airex Inc | Printed circuit board and its manufacturing method |
CN100367491C (en) * | 2004-05-28 | 2008-02-06 | 日本特殊陶业株式会社 | Intermediate substrate |
JP4528062B2 (en) * | 2004-08-25 | 2010-08-18 | 富士通株式会社 | Semiconductor device and manufacturing method thereof |
JP2006253669A (en) | 2005-02-09 | 2006-09-21 | Ngk Spark Plug Co Ltd | Wiring board |
JP4546415B2 (en) * | 2005-09-01 | 2010-09-15 | 日本特殊陶業株式会社 | Wiring board, ceramic capacitor |
US7462784B2 (en) | 2006-05-02 | 2008-12-09 | Ibiden Co., Ltd. | Heat resistant substrate incorporated circuit wiring board |
JP2008177502A (en) * | 2007-01-22 | 2008-07-31 | Toyobo Co Ltd | Folded semiconductor device |
JP2008177503A (en) * | 2007-01-22 | 2008-07-31 | Toyobo Co Ltd | Package-on-package semiconductor device |
JP2008177504A (en) * | 2007-01-22 | 2008-07-31 | Toyobo Co Ltd | Semiconductor package |
JP4842167B2 (en) * | 2007-02-07 | 2011-12-21 | 新光電気工業株式会社 | Manufacturing method of multilayer wiring board |
JP5079475B2 (en) * | 2007-12-05 | 2012-11-21 | 新光電気工業株式会社 | Electronic component mounting package |
-
2009
- 2009-10-30 US US12/609,447 patent/US8829355B2/en active Active
-
2010
- 2010-01-27 JP JP2010015154A patent/JP2010232636A/en active Pending
-
2014
- 2014-08-01 US US14/449,322 patent/US20150026975A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060272853A1 (en) * | 2005-06-03 | 2006-12-07 | Ngk Spark Plug Co., Ltd. | Wiring board and manufacturing method of wiring board |
US20060283547A1 (en) * | 2005-06-15 | 2006-12-21 | Shinji Yuri | Wiring board and method for manufacturing the same |
US20080093117A1 (en) * | 2005-07-12 | 2008-04-24 | Murata Manufacturing Co., Ltd. | Multilayer circuit board and manufacturing method thereof |
US20080277150A1 (en) * | 2007-05-07 | 2008-11-13 | Ngk Spark Plug Co., Ltd. | Wiring board with built-in component and method for manufacturing the same |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120080786A1 (en) * | 2010-09-30 | 2012-04-05 | Ibiden Co., Ltd. | Electronic component and method for manufacturing the same |
US9059187B2 (en) * | 2010-09-30 | 2015-06-16 | Ibiden Co., Ltd. | Electronic component having encapsulated wiring board and method for manufacturing the same |
US9536801B2 (en) | 2010-09-30 | 2017-01-03 | Ibiden Co., Ltd. | Electronic component having encapsulated wiring board and method for manufacturing the same |
TWI677070B (en) * | 2017-03-08 | 2019-11-11 | 美商格芯(美國)集成電路科技有限公司 | Integrated circuit structure including via interconnect structure abutting lateral ends of metal lines and methods of forming same |
US11866359B2 (en) | 2019-10-29 | 2024-01-09 | Corning Incorporated | Methods for forming curved glass articles |
Also Published As
Publication number | Publication date |
---|---|
JP2010232636A (en) | 2010-10-14 |
US8829355B2 (en) | 2014-09-09 |
US20100243299A1 (en) | 2010-09-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8829355B2 (en) | Multilayer printed wiring board | |
US8263878B2 (en) | Printed wiring board | |
US8395054B2 (en) | Substrate for mounting semiconductor element and method for manufacturing substrate for mounting semiconductor element | |
US9431347B2 (en) | Wiring board and method for manufacturing the same | |
US7301228B2 (en) | Semiconductor device, method for manufacturing same and thin plate interconnect line member | |
US9425159B2 (en) | Wiring board and method for manufacturing the same | |
US8058563B2 (en) | Interposer and method for manufacturing interposer | |
JP5931547B2 (en) | Wiring board and manufacturing method thereof | |
US9066435B2 (en) | Wiring board and method for manufacturing the same | |
US20140102768A1 (en) | Wiring board and method for manufacturing the same | |
US8692129B2 (en) | Package-substrate-mounting printed wiring board and method for manufacturing the same | |
US9480157B2 (en) | Wiring board and method for manufacturing the same | |
US20100103634A1 (en) | Functional-device-embedded circuit board, method for manufacturing the same, and electronic equipment | |
US7619317B2 (en) | Carrier structure for semiconductor chip and method for manufacturing the same | |
EP2178116B1 (en) | Ic mounting substrate and method for manufacturing the same | |
JP2011044739A (en) | Multilayer printed wiring board | |
US20100108371A1 (en) | Wiring board with built-in electronic component and method for manufacturing the same | |
US8178790B2 (en) | Interposer and method for manufacturing interposer | |
JP2004095854A (en) | Multilayer interconnection board | |
US6913814B2 (en) | Lamination process and structure of high layout density substrate | |
US20240138071A1 (en) | Method for manufacturing wiring substrate | |
US20240021532A1 (en) | Wiring substrate | |
US20140060905A1 (en) | Printed wiring board and method for manufacturing printed wiring board | |
JP2005235982A (en) | Wiring substrate and its manufacturing method, and semiconductor package | |
JP2003204011A (en) | Multilayer wiring board and manufacturing method there for |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |