US20150001682A1 - Wafer edge protection structure - Google Patents
Wafer edge protection structure Download PDFInfo
- Publication number
- US20150001682A1 US20150001682A1 US13/930,218 US201313930218A US2015001682A1 US 20150001682 A1 US20150001682 A1 US 20150001682A1 US 201313930218 A US201313930218 A US 201313930218A US 2015001682 A1 US2015001682 A1 US 2015001682A1
- Authority
- US
- United States
- Prior art keywords
- hard mask
- wafer edge
- beveled
- protection structure
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/32—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- particles can contaminate a semiconductor wafer, which can result in defects and reduced device yield from the semiconductor wafer.
- epitaxial growth Epi growth
- An Epi film can form near the wafer edge from the Epi growth. Cracking or peeling of the Epi film can result in defects and undesirable particle issues that can contaminate the semiconductor wafer.
- FIG. 1 is a flow diagram illustrating a method of forming a wafer edge protection structure for a beveled wafer edge portion of a semiconductor wafer, according to some embodiments.
- FIG. 2 is an illustration of a substrate comprising a beveled wafer edge portion, according to some embodiments.
- FIG. 3 is an illustration of first hard mask, according to some embodiments.
- FIG. 4 is an illustration of a second hard mask, according to some embodiments.
- FIG. 5 is an illustration of a photoresist layer, according to some embodiments.
- FIG. 6 is an illustration of removing a second hard mask portion of a second hard mask, according to some embodiments.
- FIG. 7 is an illustration of a formation area, according to some embodiments.
- FIG. 8 is an illustration of a wafer edge protection structure, according to some embodiments.
- FIG. 9 is a flow diagram illustrating a method of forming a wafer edge protection structure for a beveled wafer edge portion of a semiconductor wafer, according to some embodiments.
- FIG. 10 is an illustration of a substrate comprising a beveled wafer edge portion, according to some embodiments.
- FIG. 11 is an illustration of first hard mask, according to some embodiments.
- FIG. 12 is an illustration of a second hard mask, according to some embodiments.
- FIG. 13 is an illustration of a third hard mask, according to some embodiments.
- FIG. 14 is an illustration of a photoresist layer, according to some embodiments.
- FIG. 15 is an illustration of removing a third hard mask portion of a third hard mask, according to some embodiments.
- FIG. 16 is an illustration of removing a second hard mask portion of a second hard mask, according to some embodiments.
- FIG. 17 is an illustration of a formation area, according to some embodiments.
- FIG. 18 is an illustration of a wafer edge protection structure, according to some embodiments.
- a semiconductor wafer comprises a substrate.
- the substrate comprises silicon, a crystalline material, or other material that is susceptible to Epi growth.
- the substrate comprises a beveled wafer edge portion, such as a wafer edge of the semiconductor wafer that comprises a beveled shaped or other shape having angles different than 90 degrees. Accordingly, a wafer edge protection structure is formed over at least some of the beveled wafer edge portion.
- the wafer edge protection structure comprises an amorphous material, an oxide material, a non-crystalline material, or other material that is not susceptible to Epi growth. In this way, Epi growth on the beveled wafer edge portion is mitigated, which results in reduced particle contamination that otherwise results from cracking or peeling of an Epi film that is part of the Epi growth.
- a method 100 of forming a wafer edge protection structure for a beveled wafer edge portion of a semiconductor wafer is illustrated in FIG. 1 , and one or more wafer edge protection structures formed by such a methodology are illustrated in FIGS. 2-8 .
- a semiconductor wafer comprises a substrate 204 , as illustrated in embodiment 200 of FIG. 2 .
- the substrate 204 comprises a beveled wafer edge portion 206 (e.g., an edge region of the substrate 204 to the right of a line 208 drawn through the substrate 204 for illustrative purposes).
- the beveled wafer edge portion 206 comprises a top beveled wafer edge portion 206 a (e.g., between line 208 and line 210 ), a side beveled wafer edge portion 206 b (e.g., between line 210 and line 212 ), a bottom beveled wafer edge portion 206 c (e.g., between line 212 and line 208 ), or other beveled wafer edge portions not illustrated.
- the beveled wafer edge portion 206 has a beveled shaped or other edge shape.
- a first hard mask 302 is formed on the substrate 204 of the semiconductor wafer, as illustrated in embodiment 300 of FIG. 3 .
- the first hard mask 302 comprises an amorphous material, a non-crystalline material, or other material that is relatively less susceptible to Epi growth than the substrate 204 .
- the first hard mask 302 comprises an oxide material.
- an oxide growth technique such as thermal oxide growth, is performed to form the first hard mask 302 .
- the first hard mask 302 comprises a top first hard mask portion 302 d (e.g., to the left of the line 208 ), a beveled top first hard mask portion 302 a (e.g., between the line 208 and the line 210 ), a beveled edge first hard mask portion 302 b (e.g., between the line 210 and the line 212 ), a beveled bottom first hard mask portion 302 c (e.g., between the line 212 and the line 208 ), a bottom first hard mask portion 302 e (e.g., to the left of the line 208 ), or other portions not illustrated.
- a top first hard mask portion 302 d e.g., to the left of the line 208
- a beveled top first hard mask portion 302 a e.g., between the line 208 and the line 210
- a beveled edge first hard mask portion 302 b e.g., between the line 210 and the line 212
- the beveled top first hard mask portion 302 a, the beveled edge first hard mask portion 302 b, and the beveled bottom first hard mask portion 302 c are formed on the beveled wafer edge portion 206 .
- the first hard mask 302 is formed to a thickness between about 50 A and about 100 A.
- the first hard mask 302 wraps around the beveled wafer edge portion 206 from a front or top side of the substrate 204 , around the beveled edge portion 206 , to a back or bottom side of the substrate 204 .
- a second hard mask 402 is formed over the first hard mask 302 , as illustrated by embodiment 400 of FIG. 4 .
- the second hard mask 402 comprises nitride, silicon nitride, or other material.
- a nitride growth technique is performed to form the second hard mask 402 .
- the second hard mask 402 comprises a top second hard mask portion 402 d (e.g., to the left of the line 208 ), a beveled top second hard mask portion 402 a (e.g., between the line 208 and the line 210 ), a beveled edge second hard mask portion 402 b (e.g., between the line 210 and the line 212 ), a beveled bottom second hard mask portion 402 c (e.g., between the line 212 and the line 208 ), a bottom second hard mask portion 402 e, or other portions not illustrated.
- a top second hard mask portion 402 d e.g., to the left of the line 208
- a beveled top second hard mask portion 402 a e.g., between the line 208 and the line 210
- a beveled edge second hard mask portion 402 b e.g., between the line 210 and the line 212
- the beveled top second hard mask portion 402 a, the beveled edge second hard mask portion 402 b, and the beveled bottom second hard mask portion 402 c are formed on the beveled wafer edge portion 206 .
- the second hard mask 402 is formed to a thickness between about 50 A and about 100 A.
- the second hard mask 402 wraps around the beveled wafer edge portion 206 from a front or top side of the substrate 204 , around the beveled edge portion 206 , to a back or bottom side of the substrate 204 .
- a photoresist layer 502 is formed over the second hard mask 402 , as illustrated in embodiment 500 of FIG. 5 .
- the photoresist layer 502 is not formed over the beveled wafer edge portion 206 of the substrate 204 .
- a photoresist coating technique is performed to form an initial photoresist layer covering a front or top side of the substrate 204 , such as covering the top second hard mask portion 402 d and the beveled top second hard mask portion 402 a.
- a portion (not shown) of the photoresist layer covering the beveled wafer edge portion 206 such as a portion coving the beveled top second hard mask portion 402 a, is removed to form the photoresist layer 502 .
- a wafer edge exposure or edge bead removal technique is performed to remove the portion of the photoresist layer.
- a second hard mask portion of the second hard mask 402 is removed to define a formation area 604 over the beveled wafer edge portion 206 , as illustrated in embodiment 600 of FIG. 6 .
- a removal technique 602 such as a silicon nitride dry etch, is performed to remove the second hard mask portion.
- the second hard mask portion that is removed comprises at least some of the beveled top second hard mask portion 402 a and at least some of the beveled edge second hard mask portion 402 b, thus defining the formation area 604 .
- a photo resist strip is performed to remove the photoresist layer 502 after the second hard mask portion of the second hard mask 402 is removed.
- a wafer edge protection structure 802 is formed within the formation area 604 , as illustrated in embodiment 700 of FIG. 7 and embodiment 800 of FIG. 8 .
- a formation technique is performed to form an Epi growth resistant material 702 , such as an amorphous or non-crystalline material, within the formation area 604 , as illustrated in embodiment 700 of FIG. 7 .
- an oxide growth technique such as a thermal oxide growth technique, is performed to grow oxide within the formation area 604 as the Epi growth resistant material 702 .
- the wafer edge protection structure 802 comprises the Epi growth resistant material 702 and at least a portion of the first hard mask 302 , such as at least some of the beveled top first hard mask portion 302 a or at least some of the beveled edge first hard mask portion 302 b, as illustrated in embodiment 800 of FIG. 8 .
- the second hard mask 402 is removed after formation of the wafer edge protection structure 802 , such as by a silicon nitride wet removal technique (e.g., H 3 PO 4 ).
- at least a portion of the first hard mask 302 not comprised within the wafer edge protection structure 802 , is removed, such as by a thermal oxide removal technique. In this way, the wafer edge protection structure 802 mitigates Epi growth on the beveled wafer edge portion 206 , which reduces particle contamination of the semiconductor wafer that would otherwise result from cracking or peeling of an Epi film that would have been formed from the Epi growth.
- a method 900 of forming a wafer edge protection structure for a beveled wafer edge portion of a semiconductor wafer is illustrated in FIG. 9 , and one or more wafer edge protection structures formed by such a methodology are illustrated in FIGS. 10-18 .
- a semiconductor wafer comprises a substrate 204 , as illustrated in embodiment 1000 of FIG. 10 .
- the substrate 204 comprises a beveled wafer edge portion 206 (e.g., an edge region of the substrate 204 to the right of a line 208 ).
- the beveled wafer edge portion 206 comprises a top beveled wafer edge portion 206 a (e.g., between line 208 and line 210 ), a side beveled wafer edge portion 206 b (e.g., between line 210 and line 212 ), a bottom beveled wafer edge portion 206 c (e.g., between line 212 and line 208 ), or other beveled wafer edge portions not illustrated.
- the beveled wafer edge portion 206 has a beveled shaped or other edge shape.
- a first hard mask 302 is formed on the substrate 204 of the semiconductor wafer, as illustrated in embodiment 1100 of FIG. 11 .
- the first hard mask 302 comprises an amorphous material, a non-crystalline material, or other material that is relatively less susceptible to Epi growth than the substrate 204 .
- the first hard mask 302 comprises an oxide material.
- an oxide growth technique such as thermal oxide growth, is performed to form the first hard mask 302 .
- the first hard mask 302 comprises a top first hard mask portion 302 d (e.g., to the left of the line 208 ), a beveled top first hard mask portion 302 a (e.g., between the line 208 and the line 210 ), a beveled edge first hard mask portion 302 b (e.g., between the line 210 and the line 212 ), a beveled bottom first hard mask portion 302 c (e.g., between the line 212 and the line 208 ), a bottom first hard mask portion 302 e (e.g., to the left of the line 208 ), or other portions not illustrated.
- a top first hard mask portion 302 d e.g., to the left of the line 208
- a beveled top first hard mask portion 302 a e.g., between the line 208 and the line 210
- a beveled edge first hard mask portion 302 b e.g., between the line 210 and the line 212
- the beveled top first hard mask portion 302 a, the beveled edge first hard mask portion 302 b, and the beveled bottom first hard mask portion 302 c are formed on the beveled wafer edge portion 206 .
- the first hard mask 302 is formed to a thickness between about 50 A and 100 A.
- the first hard mask 302 wraps around the beveled wafer edge portion 206 from a front or top side of the substrate 204 , around the beveled edge portion 206 , to a back or bottom side of the substrate 204 .
- a second hard mask 402 is formed over the first hard mask 302 , as illustrated by embodiment 1200 of FIG. 12 .
- the second hard mask 402 comprises nitride, silicon nitride, or other material.
- a nitride growth technique is performed to form the second hard mask 402 .
- the second hard mask 402 comprises a top second hard mask portion 402 d (e.g., to the left of the line 208 ), a beveled top second hard mask portion 402 a (e.g., between the line 208 and the line 210 ), a beveled edge second hard mask portion 402 b (e.g., between the line 210 and the line 212 ), a beveled bottom second hard mask portion 402 c (e.g., between the line 212 and the line 208 ), a bottom second hard mask portion 402 e (e.g., to the left of line 208 ), or other portions not illustrated.
- a top second hard mask portion 402 d e.g., to the left of the line 208
- a beveled top second hard mask portion 402 a e.g., between the line 208 and the line 210
- a beveled edge second hard mask portion 402 b e.g., between the line 210 and the line 212
- the beveled top second hard mask portion 402 a, the beveled edge second hard mask portion 402 b, and the beveled bottom second hard mask portion 402 c are formed on the beveled wafer edge portion 206 .
- the second hard mask 402 wraps around the beveled wafer edge portion 206 from a front or top side of the substrate 204 , around the beveled edge portion 206 , to a back or bottom side of the substrate 204 .
- a third hard mask 1302 is formed over the second hard mask 402 .
- the third hard mask 1302 comprises oxide.
- an oxide deposition technique is performed to form the third hard mask 1302 .
- the third hard mask 1302 comprises a top third hard mask portion 1302 d (e.g., to the left of the line 208 ), a beveled third hard mask portion 1302 a, or other portions not illustrated.
- the beveled third hard mask portion 1302 a is formed on the beveled wafer edge portion 206 .
- a photoresist layer 502 is formed over the third hard mask 1302 , as illustrated in embodiment 1400 of FIG. 14 .
- the photoresist layer 502 is not formed over the beveled wafer edge portion 206 of the substrate 204 .
- a photoresist coating technique is performed to form an initial photoresist layer covering a front or top side of the substrate 204 , such as covering the top third hard mask portion 1302 d and at least a portion of the beveled third hard mask portion 1302 a.
- a portion (not shown) of the photoresist layer covering the beveled wafer edge portion 206 is removed to form the photoresist layer 502 .
- a wafer edge exposure or edge bead removal technique is performed to remove the portion of the photoresist layer.
- a third hard mask portion of the third hard mask 1302 is removed to defined a formation area 1504 a over at least a portion of the beveled hard mask portion 206 , as illustrated in embodiment 1500 of FIG. 15 .
- a removal technique 1502 such as an oxide removal technique, is performed to remove the third hard mask portion.
- the third hard mask portion that is removed comprises the beveled third hard mask portion 1302 a.
- a photo resist strip is performed to remove the photoresist layer 502 after the third hard mask portion of the third hard mask 1302 is removed.
- a second hard mask portion of the second hard mask 402 is removed to define the formation area 1504 b, as illustrated in embodiment 1600 of FIG. 16 .
- the formation area 1504 b corresponds to the formation area 1504 a resulting from the removal of the third hard mask portion.
- a removal technique 1602 such as a silicon nitride wet removal (e.g., H 3 PO 4 ), is performed to remove the second hard mask portion.
- the second hard mask portion that is removed comprises at least some of the beveled top second hard mask portion 402 a, the beveled edge second hard mask portion 402 b, the beveled bottom second hard mask portion 402 c, and the bottom second hard mask portion 402 e. In this way, the formation area 1504 b is defined.
- a wafer edge protection structure 1802 is formed within the formation area 1504 b, as illustrated in embodiment 1700 of FIG. 17 and embodiment 1800 of FIG. 18 .
- a formation technique is performed to form an Epi growth resistant material 1702 , such as an amorphous or non-crystalline material, within the formation area 1504 b, as illustrated in embodiment 1700 of FIG. 17 .
- an oxide growth technique such as a thermal oxide growth technique, is performed to grow oxide within the formation area 1504 b as the Epi growth resistant material 1702 .
- the wafer edge protection structure 1802 comprises the Epi growth resistant material 1702 and at least a portion of the first hard mask 302 , such as the beveled top first hard mask portion 302 a, the beveled edge first hard mask portion 302 b, the beveled bottom first hard mask portion 302 c, and the bottom first hard mask portion 302 e, as illustrated in embodiment 1800 of FIG. 18 .
- the wafer edge protection structure 1820 is formed from a front or top side of the substrate 204 , around the beveled wafer edge portion 206 , to a back or bottom side of the substrate 204 .
- the second hard mask 402 is removed after formation of the wafer edge protection structure 1802 , such as by a silicon nitride wet removal technique (e.g., H 3 PO 4 ).
- a silicon nitride wet removal technique e.g., H 3 PO 4
- at least a portion of the first hard mask 302 is removed, such as by an oxide removal technique. In this way, the wafer edge protection structure 1802 mitigates Epi growth on the beveled wafer edge portion 206 , which reduces particle contamination of the semiconductor wafer that would otherwise result from cracking or peeling of an Epi film that would have been formed from the Epi growth.
- a semiconductor wafer comprising a substrate.
- the substrate comprises a beveled wafer edge portion that is susceptible to Epi growth, which results in undesirable particle contamination.
- the semiconductor wafer comprises a wafer edge protection structure.
- the wafer edge protection structure is formed over a top edge surface of the beveled wafer edge portion and a side edge surface of the beveled wafer edge portion.
- the wafer edge protection structure comprises an Epi growth resistant material, such as an amorphous material, a non-crystalline material, or a hard mask material. In this way, Epi growth on the beveled wafer edge portion is mitigated.
- a method for forming a wafer edge protection structure for a beveled wafer edge portion of a semiconductor wafer comprises forming a first hard mask on a substrate of a semiconductor wafer.
- a second hard mask is formed over the first hard mask.
- a photoresist layer is formed over the second hard mask, but not formed over a beveled wafer edge portion of the substrate.
- a second hard mask portion of the second hard mask is removed to define a formation area over the beveled wafer edge portion.
- a wafer edge protection structure is formed within the formation area.
- the wafer edge protection structure comprises an Epi growth resistant material, such as an amorphous material, a non-crystalline material, or a hard mask material. In this way, Epi growth on the beveled wafer edge portion is mitigated.
- a method for forming a wafer edge protection structure for a beveled wafer edge portion of a semiconductor wafer comprises forming a first hard mask on a substrate of a semiconductor wafer.
- a second hard mask is formed over the first hard mask.
- a third hard mask is formed over the second hard mask.
- a photoresist layer is formed over the third hard mask, but not formed over a beveled wafer edge portion of the substrate.
- a third hard mask portion of the third hard mask is removed to define a formation area over the beveled wafer edge portion.
- a second hard mask portion of the second hard mask is removed to further define the formation area over the beveled wafer edge portion.
- a wafer edge protection structure is formed within the formation area.
- the wafer edge protection structure comprises an Epi growth resistant material, such as an amorphous material, a non-crystalline material, or a hard mask material. In this way, Epi growth on the beveled wafer edge portion is mitigated.
- a method for forming a wafer edge protection structure for a beveled wafer edge portion of a semiconductor wafer comprises forming a first hard mask on a substrate of a semiconductor wafer.
- the first hard mask is formed over a front side surface, a beveled wafer edge portion, and a backside surface of the substrate.
- an oxide growth technique is used to form the first hard mask.
- a negative photoresist coating is performed to form a photoresist.
- a wafer edge exposure or edge bead removal technique is performed to remove undesired portions of the photoresist, such as a portion of the photoresist formed over the front side surface of the substrate.
- a first hard mask portion of the first hard mask is removed.
- a hard mask etching technique is performed to remove the first hard mask portion.
- the first hard mask portion covers the front side surface of the substrate, and is thus removed such that at least some of the remaining portion of the first hard mask is formed as the wafer edge protection structure.
- the photoresist is removed after formation of the wafer edge protection structure. In this way, the wafer edge protection structure is formed from the remaining first hard mask, and protects the beveled wafer edge portion and the backside surface of the substrate.
- layers, features, elements, etc. depicted herein are illustrated with particular dimensions relative to one another, such as structural dimensions or orientations, for embodiment, for purposes of simplicity and ease of understanding and that actual dimensions of the same differ substantially from that illustrated herein, in some embodiments.
- etching techniques such as etching techniques, implanting techniques, doping techniques, spin-on techniques, sputtering techniques such as magnetron or ion beam sputtering
- growth techniques such as thermal growth or deposition techniques such as chemical vapor deposition (CVD), physical vapor deposition (PVD), plasma enhanced chemical vapor deposition (PECVD), or atomic layer deposition (ALD), for example.
- CVD chemical vapor deposition
- PVD physical vapor deposition
- PECVD plasma enhanced chemical vapor deposition
- ALD atomic layer deposition
- first,” “second,” or the like are not intended to imply a temporal aspect, a spatial aspect, an ordering, etc. Rather, such terms are merely used as identifiers, names, etc. for features, elements, items, etc.
- a first channel and a second channel generally correspond to channel A and channel B or two different or two identical channels or the same channel.
- exemplary is used herein to mean serving as an example, instance, illustration, etc., and not necessarily as advantageous.
- “or” is intended to mean an inclusive “or” rather than an exclusive “or”.
- “a” and “an” as used in this application are generally to be construed to mean “one or more” unless specified otherwise or clear from context to be directed to a singular form.
- at least one of A and B or the like generally means A or B or both A and B.
- such terms are intended to be inclusive in a manner similar to “comprising”.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
Abstract
Description
- During semiconductor fabrication, particles can contaminate a semiconductor wafer, which can result in defects and reduced device yield from the semiconductor wafer. For example, epitaxial growth (Epi growth) can occur near a wafer edge of a semiconductor wafer because the semiconductor wafer can comprise a material, such as silicon or other crystalline material, which is susceptible to Epi growth. An Epi film can form near the wafer edge from the Epi growth. Cracking or peeling of the Epi film can result in defects and undesirable particle issues that can contaminate the semiconductor wafer.
-
FIG. 1 is a flow diagram illustrating a method of forming a wafer edge protection structure for a beveled wafer edge portion of a semiconductor wafer, according to some embodiments. -
FIG. 2 is an illustration of a substrate comprising a beveled wafer edge portion, according to some embodiments. -
FIG. 3 is an illustration of first hard mask, according to some embodiments. -
FIG. 4 is an illustration of a second hard mask, according to some embodiments. -
FIG. 5 is an illustration of a photoresist layer, according to some embodiments. -
FIG. 6 is an illustration of removing a second hard mask portion of a second hard mask, according to some embodiments. -
FIG. 7 is an illustration of a formation area, according to some embodiments. -
FIG. 8 is an illustration of a wafer edge protection structure, according to some embodiments. -
FIG. 9 is a flow diagram illustrating a method of forming a wafer edge protection structure for a beveled wafer edge portion of a semiconductor wafer, according to some embodiments. -
FIG. 10 is an illustration of a substrate comprising a beveled wafer edge portion, according to some embodiments. -
FIG. 11 is an illustration of first hard mask, according to some embodiments. -
FIG. 12 is an illustration of a second hard mask, according to some embodiments. -
FIG. 13 is an illustration of a third hard mask, according to some embodiments. -
FIG. 14 is an illustration of a photoresist layer, according to some embodiments. -
FIG. 15 is an illustration of removing a third hard mask portion of a third hard mask, according to some embodiments. -
FIG. 16 is an illustration of removing a second hard mask portion of a second hard mask, according to some embodiments. -
FIG. 17 is an illustration of a formation area, according to some embodiments. -
FIG. 18 is an illustration of a wafer edge protection structure, according to some embodiments. - The claimed subject matter is now described with reference to the drawings, wherein like reference numerals are generally used to refer to like elements throughout. In the following description, for purposes of explanation, numerous specific details are set forth in order to provide an understanding of the claimed subject matter. It is evident, however, that the claimed subject matter can be practiced without these specific details. In other instances, structures and devices are illustrated in block diagram form in order to facilitate describing the claimed subject matter.
- One or more wafer edge protection structures and one or more techniques for forming such wafer edge protection structures are provided herein. In an embodiment, a semiconductor wafer comprises a substrate. In an embodiment, the substrate comprises silicon, a crystalline material, or other material that is susceptible to Epi growth. In an embodiment, the substrate comprises a beveled wafer edge portion, such as a wafer edge of the semiconductor wafer that comprises a beveled shaped or other shape having angles different than 90 degrees. Accordingly, a wafer edge protection structure is formed over at least some of the beveled wafer edge portion. In an embodiment, the wafer edge protection structure comprises an amorphous material, an oxide material, a non-crystalline material, or other material that is not susceptible to Epi growth. In this way, Epi growth on the beveled wafer edge portion is mitigated, which results in reduced particle contamination that otherwise results from cracking or peeling of an Epi film that is part of the Epi growth.
- A
method 100 of forming a wafer edge protection structure for a beveled wafer edge portion of a semiconductor wafer is illustrated inFIG. 1 , and one or more wafer edge protection structures formed by such a methodology are illustrated inFIGS. 2-8 . A semiconductor wafer comprises asubstrate 204, as illustrated inembodiment 200 ofFIG. 2 . Thesubstrate 204 comprises a beveled wafer edge portion 206 (e.g., an edge region of thesubstrate 204 to the right of aline 208 drawn through thesubstrate 204 for illustrative purposes). In some embodiments, the beveledwafer edge portion 206 comprises a top beveledwafer edge portion 206 a (e.g., betweenline 208 and line 210), a side beveledwafer edge portion 206 b (e.g., betweenline 210 and line 212), a bottom beveledwafer edge portion 206 c (e.g., betweenline 212 and line 208), or other beveled wafer edge portions not illustrated. In this way, the beveledwafer edge portion 206 has a beveled shaped or other edge shape. - At 102, a first
hard mask 302 is formed on thesubstrate 204 of the semiconductor wafer, as illustrated inembodiment 300 ofFIG. 3 . In an embodiment, the firsthard mask 302 comprises an amorphous material, a non-crystalline material, or other material that is relatively less susceptible to Epi growth than thesubstrate 204. In an embodiment, the firsthard mask 302 comprises an oxide material. In an embodiment, an oxide growth technique, such as thermal oxide growth, is performed to form the firsthard mask 302. In some embodiments, the firsthard mask 302 comprises a top firsthard mask portion 302 d (e.g., to the left of the line 208), a beveled top firsthard mask portion 302 a (e.g., between theline 208 and the line 210), a beveled edge firsthard mask portion 302 b (e.g., between theline 210 and the line 212), a beveled bottom firsthard mask portion 302 c (e.g., between theline 212 and the line 208), a bottom firsthard mask portion 302 e (e.g., to the left of the line 208), or other portions not illustrated. In an embodiment, the beveled top firsthard mask portion 302 a, the beveled edge firsthard mask portion 302 b, and the beveled bottom firsthard mask portion 302 c are formed on the beveledwafer edge portion 206. In an embodiment, the firsthard mask 302 is formed to a thickness between about 50 A and about 100 A. In an embodiment, the firsthard mask 302 wraps around the beveledwafer edge portion 206 from a front or top side of thesubstrate 204, around thebeveled edge portion 206, to a back or bottom side of thesubstrate 204. - At 104, a second
hard mask 402 is formed over the firsthard mask 302, as illustrated byembodiment 400 ofFIG. 4 . In an embodiment, the secondhard mask 402 comprises nitride, silicon nitride, or other material. In an embodiment, a nitride growth technique is performed to form the secondhard mask 402. In some embodiments, the secondhard mask 402 comprises a top secondhard mask portion 402 d (e.g., to the left of the line 208), a beveled top secondhard mask portion 402 a (e.g., between theline 208 and the line 210), a beveled edge secondhard mask portion 402 b (e.g., between theline 210 and the line 212), a beveled bottom secondhard mask portion 402 c (e.g., between theline 212 and the line 208), a bottom secondhard mask portion 402 e, or other portions not illustrated. In an embodiment, the beveled top secondhard mask portion 402 a, the beveled edge secondhard mask portion 402 b, and the beveled bottom secondhard mask portion 402 c are formed on the beveledwafer edge portion 206. In an embodiment, the secondhard mask 402 is formed to a thickness between about 50 A and about 100 A. In an embodiment, the secondhard mask 402 wraps around the beveledwafer edge portion 206 from a front or top side of thesubstrate 204, around thebeveled edge portion 206, to a back or bottom side of thesubstrate 204. - At 106, a
photoresist layer 502 is formed over the secondhard mask 402, as illustrated inembodiment 500 ofFIG. 5 . Thephotoresist layer 502 is not formed over the beveledwafer edge portion 206 of thesubstrate 204. In an embodiment, a photoresist coating technique is performed to form an initial photoresist layer covering a front or top side of thesubstrate 204, such as covering the top secondhard mask portion 402 d and the beveled top secondhard mask portion 402 a. A portion (not shown) of the photoresist layer covering the beveledwafer edge portion 206, such as a portion coving the beveled top secondhard mask portion 402 a, is removed to form thephotoresist layer 502. In an embodiment, a wafer edge exposure or edge bead removal technique is performed to remove the portion of the photoresist layer. - At 108, a second hard mask portion of the second
hard mask 402 is removed to define aformation area 604 over the beveledwafer edge portion 206, as illustrated inembodiment 600 ofFIG. 6 . In an embodiment, aremoval technique 602, such as a silicon nitride dry etch, is performed to remove the second hard mask portion. In an embodiment, the second hard mask portion that is removed comprises at least some of the beveled top secondhard mask portion 402 a and at least some of the beveled edge secondhard mask portion 402 b, thus defining theformation area 604. In an embodiment, a photo resist strip is performed to remove thephotoresist layer 502 after the second hard mask portion of the secondhard mask 402 is removed. - At 110, a wafer
edge protection structure 802 is formed within theformation area 604, as illustrated inembodiment 700 ofFIG. 7 andembodiment 800 ofFIG. 8 . In an embodiment, a formation technique is performed to form an Epi growthresistant material 702, such as an amorphous or non-crystalline material, within theformation area 604, as illustrated inembodiment 700 ofFIG. 7 . In an embodiment, an oxide growth technique, such as a thermal oxide growth technique, is performed to grow oxide within theformation area 604 as the Epi growthresistant material 702. In an embodiment, the waferedge protection structure 802 comprises the Epi growthresistant material 702 and at least a portion of the firsthard mask 302, such as at least some of the beveled top firsthard mask portion 302 a or at least some of the beveled edge firsthard mask portion 302 b, as illustrated inembodiment 800 ofFIG. 8 . In an embodiment, the secondhard mask 402 is removed after formation of the waferedge protection structure 802, such as by a silicon nitride wet removal technique (e.g., H3PO4). In an embodiment, at least a portion of the firsthard mask 302, not comprised within the waferedge protection structure 802, is removed, such as by a thermal oxide removal technique. In this way, the waferedge protection structure 802 mitigates Epi growth on the beveledwafer edge portion 206, which reduces particle contamination of the semiconductor wafer that would otherwise result from cracking or peeling of an Epi film that would have been formed from the Epi growth. - A
method 900 of forming a wafer edge protection structure for a beveled wafer edge portion of a semiconductor wafer is illustrated inFIG. 9 , and one or more wafer edge protection structures formed by such a methodology are illustrated inFIGS. 10-18 . A semiconductor wafer comprises asubstrate 204, as illustrated inembodiment 1000 ofFIG. 10 . Thesubstrate 204 comprises a beveled wafer edge portion 206 (e.g., an edge region of thesubstrate 204 to the right of a line 208). In some embodiments, the beveledwafer edge portion 206 comprises a top beveledwafer edge portion 206 a (e.g., betweenline 208 and line 210), a side beveledwafer edge portion 206 b (e.g., betweenline 210 and line 212), a bottom beveledwafer edge portion 206 c (e.g., betweenline 212 and line 208), or other beveled wafer edge portions not illustrated. In this way, the beveledwafer edge portion 206 has a beveled shaped or other edge shape. - At 902, a first
hard mask 302 is formed on thesubstrate 204 of the semiconductor wafer, as illustrated inembodiment 1100 ofFIG. 11 . In an embodiment, the firsthard mask 302 comprises an amorphous material, a non-crystalline material, or other material that is relatively less susceptible to Epi growth than thesubstrate 204. In an embodiment, the firsthard mask 302 comprises an oxide material. In an embodiment, an oxide growth technique, such as thermal oxide growth, is performed to form the firsthard mask 302. In some embodiments, the firsthard mask 302 comprises a top firsthard mask portion 302 d (e.g., to the left of the line 208), a beveled top firsthard mask portion 302 a (e.g., between theline 208 and the line 210), a beveled edge firsthard mask portion 302 b (e.g., between theline 210 and the line 212), a beveled bottom firsthard mask portion 302 c (e.g., between theline 212 and the line 208), a bottom firsthard mask portion 302 e (e.g., to the left of the line 208), or other portions not illustrated. In an embodiment, the beveled top firsthard mask portion 302 a, the beveled edge firsthard mask portion 302 b, and the beveled bottom firsthard mask portion 302 c are formed on the beveledwafer edge portion 206. In an embodiment, the firsthard mask 302 is formed to a thickness between about 50 A and 100 A. In an embodiment, the firsthard mask 302 wraps around the beveledwafer edge portion 206 from a front or top side of thesubstrate 204, around thebeveled edge portion 206, to a back or bottom side of thesubstrate 204. - At 904, a second
hard mask 402 is formed over the firsthard mask 302, as illustrated byembodiment 1200 ofFIG. 12 . In an embodiment, the secondhard mask 402 comprises nitride, silicon nitride, or other material. In an embodiment, a nitride growth technique is performed to form the secondhard mask 402. In some embodiments, the secondhard mask 402 comprises a top secondhard mask portion 402 d (e.g., to the left of the line 208), a beveled top secondhard mask portion 402 a (e.g., between theline 208 and the line 210), a beveled edge secondhard mask portion 402 b (e.g., between theline 210 and the line 212), a beveled bottom secondhard mask portion 402 c (e.g., between theline 212 and the line 208), a bottom secondhard mask portion 402 e (e.g., to the left of line 208), or other portions not illustrated. In an embodiment, the beveled top secondhard mask portion 402 a, the beveled edge secondhard mask portion 402 b, and the beveled bottom secondhard mask portion 402 c are formed on the beveledwafer edge portion 206. In an embodiment, the secondhard mask 402 wraps around the beveledwafer edge portion 206 from a front or top side of thesubstrate 204, around thebeveled edge portion 206, to a back or bottom side of thesubstrate 204. - At 906, a third
hard mask 1302 is formed over the secondhard mask 402. In an embodiment, the thirdhard mask 1302 comprises oxide. In an embodiment, an oxide deposition technique is performed to form the thirdhard mask 1302. In some embodiments, the thirdhard mask 1302 comprises a top thirdhard mask portion 1302 d (e.g., to the left of the line 208), a beveled thirdhard mask portion 1302 a, or other portions not illustrated. In an embodiment, the beveled thirdhard mask portion 1302 a is formed on the beveledwafer edge portion 206. - At 908, a
photoresist layer 502 is formed over the thirdhard mask 1302, as illustrated inembodiment 1400 ofFIG. 14 . Thephotoresist layer 502 is not formed over the beveledwafer edge portion 206 of thesubstrate 204. In an embodiment, a photoresist coating technique is performed to form an initial photoresist layer covering a front or top side of thesubstrate 204, such as covering the top thirdhard mask portion 1302 d and at least a portion of the beveled thirdhard mask portion 1302 a. A portion (not shown) of the photoresist layer covering the beveledwafer edge portion 206, such as a portion coving the beveled thirdhard mask portion 1302 a, is removed to form thephotoresist layer 502. In an embodiment, a wafer edge exposure or edge bead removal technique is performed to remove the portion of the photoresist layer. - At 910, a third hard mask portion of the third
hard mask 1302 is removed to defined aformation area 1504 a over at least a portion of the beveledhard mask portion 206, as illustrated inembodiment 1500 ofFIG. 15 . In an embodiment, aremoval technique 1502, such as an oxide removal technique, is performed to remove the third hard mask portion. In an embodiment, the third hard mask portion that is removed comprises the beveled thirdhard mask portion 1302 a. In an embodiment, a photo resist strip is performed to remove thephotoresist layer 502 after the third hard mask portion of the thirdhard mask 1302 is removed. - At 912, a second hard mask portion of the second
hard mask 402 is removed to define theformation area 1504 b, as illustrated inembodiment 1600 ofFIG. 16 . In an embodiment, theformation area 1504 b corresponds to theformation area 1504 a resulting from the removal of the third hard mask portion. In an embodiment, aremoval technique 1602, such as a silicon nitride wet removal (e.g., H3PO4), is performed to remove the second hard mask portion. In an embodiment, the second hard mask portion that is removed comprises at least some of the beveled top secondhard mask portion 402 a, the beveled edge secondhard mask portion 402 b, the beveled bottom secondhard mask portion 402 c, and the bottom secondhard mask portion 402 e. In this way, theformation area 1504 b is defined. - At 914, a wafer
edge protection structure 1802 is formed within theformation area 1504 b, as illustrated inembodiment 1700 ofFIG. 17 andembodiment 1800 ofFIG. 18 . In an embodiment, a formation technique is performed to form an Epi growthresistant material 1702, such as an amorphous or non-crystalline material, within theformation area 1504 b, as illustrated inembodiment 1700 ofFIG. 17 . In an embodiment, an oxide growth technique, such as a thermal oxide growth technique, is performed to grow oxide within theformation area 1504 b as the Epi growthresistant material 1702. In an embodiment, the waferedge protection structure 1802 comprises the Epi growthresistant material 1702 and at least a portion of the firsthard mask 302, such as the beveled top firsthard mask portion 302 a, the beveled edge firsthard mask portion 302 b, the beveled bottom firsthard mask portion 302 c, and the bottom firsthard mask portion 302 e, as illustrated inembodiment 1800 ofFIG. 18 . In this way, the wafer edge protection structure 1820 is formed from a front or top side of thesubstrate 204, around the beveledwafer edge portion 206, to a back or bottom side of thesubstrate 204. In an embodiment, the secondhard mask 402 is removed after formation of the waferedge protection structure 1802, such as by a silicon nitride wet removal technique (e.g., H3PO4). In an embodiment, at least a portion of the firsthard mask 302, not comprised within the waferedge protection structure 1802, is removed, such as by an oxide removal technique. In this way, the waferedge protection structure 1802 mitigates Epi growth on the beveledwafer edge portion 206, which reduces particle contamination of the semiconductor wafer that would otherwise result from cracking or peeling of an Epi film that would have been formed from the Epi growth. - According to an aspect of the instant disclosure, a semiconductor wafer is provided. The semiconductor wafer comprises a substrate. The substrate comprises a beveled wafer edge portion that is susceptible to Epi growth, which results in undesirable particle contamination. Accordingly, the semiconductor wafer comprises a wafer edge protection structure. The wafer edge protection structure is formed over a top edge surface of the beveled wafer edge portion and a side edge surface of the beveled wafer edge portion. In an embodiment, the wafer edge protection structure comprises an Epi growth resistant material, such as an amorphous material, a non-crystalline material, or a hard mask material. In this way, Epi growth on the beveled wafer edge portion is mitigated.
- According to an aspect of the instant disclosure, a method for forming a wafer edge protection structure for a beveled wafer edge portion of a semiconductor wafer is provided. The method comprises forming a first hard mask on a substrate of a semiconductor wafer. A second hard mask is formed over the first hard mask. A photoresist layer is formed over the second hard mask, but not formed over a beveled wafer edge portion of the substrate. A second hard mask portion of the second hard mask is removed to define a formation area over the beveled wafer edge portion. A wafer edge protection structure is formed within the formation area. In an embodiment, the wafer edge protection structure comprises an Epi growth resistant material, such as an amorphous material, a non-crystalline material, or a hard mask material. In this way, Epi growth on the beveled wafer edge portion is mitigated.
- According to an aspect of the instant disclosure, a method for forming a wafer edge protection structure for a beveled wafer edge portion of a semiconductor wafer is provided. The method comprises forming a first hard mask on a substrate of a semiconductor wafer. A second hard mask is formed over the first hard mask. A third hard mask is formed over the second hard mask. A photoresist layer is formed over the third hard mask, but not formed over a beveled wafer edge portion of the substrate. A third hard mask portion of the third hard mask is removed to define a formation area over the beveled wafer edge portion. A second hard mask portion of the second hard mask is removed to further define the formation area over the beveled wafer edge portion. A wafer edge protection structure is formed within the formation area. In an embodiment, the wafer edge protection structure comprises an Epi growth resistant material, such as an amorphous material, a non-crystalline material, or a hard mask material. In this way, Epi growth on the beveled wafer edge portion is mitigated.
- According to an aspect of the instant disclosure, a method for forming a wafer edge protection structure for a beveled wafer edge portion of a semiconductor wafer is provided. The method comprises forming a first hard mask on a substrate of a semiconductor wafer. In an embodiment, the first hard mask is formed over a front side surface, a beveled wafer edge portion, and a backside surface of the substrate. In an embodiment, an oxide growth technique is used to form the first hard mask. A negative photoresist coating is performed to form a photoresist. In an embodiment, a wafer edge exposure or edge bead removal technique is performed to remove undesired portions of the photoresist, such as a portion of the photoresist formed over the front side surface of the substrate. A first hard mask portion of the first hard mask is removed. In an embodiment, a hard mask etching technique is performed to remove the first hard mask portion. In an embodiment, the first hard mask portion covers the front side surface of the substrate, and is thus removed such that at least some of the remaining portion of the first hard mask is formed as the wafer edge protection structure. The photoresist is removed after formation of the wafer edge protection structure. In this way, the wafer edge protection structure is formed from the remaining first hard mask, and protects the beveled wafer edge portion and the backside surface of the substrate.
- Although the subject matter has been described in language specific to structural features or methodological acts, it is to be understood that the subject matter of the appended claims is not necessarily limited to the specific features or acts described above. Rather, the specific features and acts described above are disclosed as embodiment forms of implementing at least some of the claims.
- Various operations of embodiments are provided herein. The order in which some or all of the operations are described should not be construed to imply that these operations are necessarily order dependent. Alternative ordering will be appreciated by one skilled in the art having the benefit of this description. Further, it will be understood that not all operations are necessarily present in each embodiment provided herein. Also, it will be understood that not all operations are necessary in some embodiments.
- It will be appreciated that layers, features, elements, etc. depicted herein are illustrated with particular dimensions relative to one another, such as structural dimensions or orientations, for embodiment, for purposes of simplicity and ease of understanding and that actual dimensions of the same differ substantially from that illustrated herein, in some embodiments. Additionally, a variety of techniques exist for forming the layers features, elements, etc. mentioned herein, such as etching techniques, implanting techniques, doping techniques, spin-on techniques, sputtering techniques such as magnetron or ion beam sputtering, growth techniques, such as thermal growth or deposition techniques such as chemical vapor deposition (CVD), physical vapor deposition (PVD), plasma enhanced chemical vapor deposition (PECVD), or atomic layer deposition (ALD), for example.
- Further, unless specified otherwise, “first,” “second,” or the like are not intended to imply a temporal aspect, a spatial aspect, an ordering, etc. Rather, such terms are merely used as identifiers, names, etc. for features, elements, items, etc. For example, a first channel and a second channel generally correspond to channel A and channel B or two different or two identical channels or the same channel.
- Moreover, “exemplary” is used herein to mean serving as an example, instance, illustration, etc., and not necessarily as advantageous. As used in this application, “or” is intended to mean an inclusive “or” rather than an exclusive “or”. In addition, “a” and “an” as used in this application are generally to be construed to mean “one or more” unless specified otherwise or clear from context to be directed to a singular form. Also, at least one of A and B or the like generally means A or B or both A and B. Furthermore, to the extent that “includes”, “having”, “has”, “with”, or variants thereof are used, such terms are intended to be inclusive in a manner similar to “comprising”.
- Also, although the disclosure has been shown and described with respect to one or more implementations, equivalent alterations and modifications will occur to others skilled in the art based upon a reading and understanding of this specification and the annexed drawings. The disclosure includes all such modifications and alterations and is limited only by the scope of the following claims. In particular regard to the various functions performed by the above described components (e.g., elements, resources, etc.), the terms used to describe such components are intended to correspond, unless otherwise indicated, to any component which performs the specified function of the described component (e.g., that is functionally equivalent), even though not structurally equivalent to the disclosed structure. In addition, while a particular feature of the disclosure may have been disclosed with respect to only one of several implementations, such feature may be combined with one or more other features of the other implementations as may be desired and advantageous for any given or particular application.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/930,218 US8928120B1 (en) | 2013-06-28 | 2013-06-28 | Wafer edge protection structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/930,218 US8928120B1 (en) | 2013-06-28 | 2013-06-28 | Wafer edge protection structure |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150001682A1 true US20150001682A1 (en) | 2015-01-01 |
US8928120B1 US8928120B1 (en) | 2015-01-06 |
Family
ID=52114780
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/930,218 Active US8928120B1 (en) | 2013-06-28 | 2013-06-28 | Wafer edge protection structure |
Country Status (1)
Country | Link |
---|---|
US (1) | US8928120B1 (en) |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150076646A1 (en) * | 2013-09-13 | 2015-03-19 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device and manufacturing method thereof |
CN104835720A (en) * | 2015-04-13 | 2015-08-12 | 成都士兰半导体制造有限公司 | Semiconductor structure and method for forming same |
WO2016153286A1 (en) * | 2015-03-26 | 2016-09-29 | 엘지전자 주식회사 | Method for performing measurement in wireless device having plurality of rf chains |
US20180004152A1 (en) * | 2013-07-12 | 2018-01-04 | Canon Kabushiki Kaisha | Developing apparatus, process cartridge, and method of manufacturing molded articles |
US10095115B2 (en) | 2016-09-02 | 2018-10-09 | Globalfoundries Inc. | Forming edge etch protection using dual layer of positive-negative tone resists |
WO2019184694A1 (en) * | 2018-03-29 | 2019-10-03 | 武汉华星光电技术有限公司 | Substrate edge processing method and mask |
US10553677B2 (en) | 2017-12-27 | 2020-02-04 | Samsung Electronics Co., Ltd. | Semiconductor wafer having bevel portion |
CN110880450A (en) * | 2019-11-28 | 2020-03-13 | 上海华力集成电路制造有限公司 | Method for improving ILD oxide layer peeling |
CN111199872A (en) * | 2020-01-09 | 2020-05-26 | 长江存储科技有限责任公司 | Forming method of wafer edge protection layer, three-dimensional memory and preparation method of three-dimensional memory |
EP3965141A1 (en) * | 2020-09-04 | 2022-03-09 | Siltronic AG | Method for depositing a silicon germanium layer on a substrate |
DE102021206931A1 (en) | 2021-07-01 | 2023-01-05 | Robert Bosch Gesellschaft mit beschränkter Haftung | Method for providing wafer edge protection in a manufacturing process of a micromechanical sensor element |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR3003395B1 (en) * | 2013-03-15 | 2015-05-29 | Commissariat Energie Atomique | METHOD AND PRODUCTION OF A SUBSTRATE PROVIDED WITH EDGE PROTECTION |
KR102406668B1 (en) | 2016-04-26 | 2022-06-08 | 삼성전자주식회사 | method of manufacturing a semiconductor device for preventing defects occurence |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6030879A (en) * | 1997-04-07 | 2000-02-29 | Taiwan Semiconductor Manufacturing Co. Ltd. | Method of reducing particles during the manufacturing of fin or cylinder capacitors on a wafer |
US20100248427A1 (en) * | 2009-03-27 | 2010-09-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of handling a thin wafer |
US8252665B2 (en) * | 2009-09-14 | 2012-08-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Protection layer for adhesive material at wafer edge |
US20130029475A1 (en) * | 2011-07-27 | 2013-01-31 | Elpida Memory, Inc. | Method of manufacturing semiconductor device |
US8409953B2 (en) * | 2008-04-08 | 2013-04-02 | Samsung Electronics Co., Ltd. | Method of manufacturing a semiconductor device |
-
2013
- 2013-06-28 US US13/930,218 patent/US8928120B1/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6030879A (en) * | 1997-04-07 | 2000-02-29 | Taiwan Semiconductor Manufacturing Co. Ltd. | Method of reducing particles during the manufacturing of fin or cylinder capacitors on a wafer |
US8409953B2 (en) * | 2008-04-08 | 2013-04-02 | Samsung Electronics Co., Ltd. | Method of manufacturing a semiconductor device |
US20100248427A1 (en) * | 2009-03-27 | 2010-09-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of handling a thin wafer |
US8252665B2 (en) * | 2009-09-14 | 2012-08-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Protection layer for adhesive material at wafer edge |
US20130029475A1 (en) * | 2011-07-27 | 2013-01-31 | Elpida Memory, Inc. | Method of manufacturing semiconductor device |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180004152A1 (en) * | 2013-07-12 | 2018-01-04 | Canon Kabushiki Kaisha | Developing apparatus, process cartridge, and method of manufacturing molded articles |
US9337225B2 (en) * | 2013-09-13 | 2016-05-10 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device and manufacturing method thereof |
US20150076646A1 (en) * | 2013-09-13 | 2015-03-19 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device and manufacturing method thereof |
WO2016153286A1 (en) * | 2015-03-26 | 2016-09-29 | 엘지전자 주식회사 | Method for performing measurement in wireless device having plurality of rf chains |
CN104835720A (en) * | 2015-04-13 | 2015-08-12 | 成都士兰半导体制造有限公司 | Semiconductor structure and method for forming same |
US10095115B2 (en) | 2016-09-02 | 2018-10-09 | Globalfoundries Inc. | Forming edge etch protection using dual layer of positive-negative tone resists |
US10553677B2 (en) | 2017-12-27 | 2020-02-04 | Samsung Electronics Co., Ltd. | Semiconductor wafer having bevel portion |
WO2019184694A1 (en) * | 2018-03-29 | 2019-10-03 | 武汉华星光电技术有限公司 | Substrate edge processing method and mask |
CN110880450A (en) * | 2019-11-28 | 2020-03-13 | 上海华力集成电路制造有限公司 | Method for improving ILD oxide layer peeling |
CN111199872A (en) * | 2020-01-09 | 2020-05-26 | 长江存储科技有限责任公司 | Forming method of wafer edge protection layer, three-dimensional memory and preparation method of three-dimensional memory |
EP3965141A1 (en) * | 2020-09-04 | 2022-03-09 | Siltronic AG | Method for depositing a silicon germanium layer on a substrate |
WO2022048908A1 (en) * | 2020-09-04 | 2022-03-10 | Siltronic Ag | Method for depositing a silicon germanium layer on a substrate |
TWI791276B (en) * | 2020-09-04 | 2023-02-01 | 德商世創電子材料公司 | Method for depositing a silicon germanium layer on a substrate |
DE102021206931A1 (en) | 2021-07-01 | 2023-01-05 | Robert Bosch Gesellschaft mit beschränkter Haftung | Method for providing wafer edge protection in a manufacturing process of a micromechanical sensor element |
Also Published As
Publication number | Publication date |
---|---|
US8928120B1 (en) | 2015-01-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8928120B1 (en) | Wafer edge protection structure | |
US9196483B1 (en) | Carrier channel with element concentration gradient distribution and fabrication method thereof | |
US8017463B2 (en) | Expitaxial fabrication of fins for FinFET devices | |
US9515184B2 (en) | Semiconductor arrangement with multiple-height fins and substrate trenches | |
US10515902B2 (en) | Back-end-of-line (BEOL) arrangement with multi-height interlayer dielectric (ILD) structures | |
US10199216B2 (en) | Semiconductor wafer and method | |
US9449886B2 (en) | Semiconductor device and formation thereof | |
US9978834B2 (en) | Method of forming ultra-thin nanowires | |
CN106663598B (en) | Method for removing the core formed during epitaxial growth | |
US9252217B2 (en) | Semiconductor arrangement and formation thereof | |
US20190214254A1 (en) | SiGe FINS FORMED ON A SUBSTRATE | |
CN108257860A (en) | A kind of production method of grid oxic horizon | |
US10256153B2 (en) | Semiconductor apparatus and manufacturing method | |
US9349634B2 (en) | Semiconductor arrangement and formation thereof | |
US9530685B2 (en) | Isolation trench through backside of substrate | |
JP2019535141A (en) | Structures including single crystal semiconductor islands and methods for manufacturing such structures | |
US9035382B2 (en) | Semiconductor structure profile | |
CN111509045B (en) | Fin field effect transistor and forming method thereof | |
US8993218B2 (en) | Photo resist (PR) profile control | |
US9530647B2 (en) | Devices including ultra-short gates and methods of forming same | |
KR100790725B1 (en) | A method for fabricating a semiconductor | |
US20150069585A1 (en) | Semiconductor device with an angled passivation layer | |
US20150214063A1 (en) | Hard mask reshaping | |
CN115458399A (en) | Method for cracking silicon carbide wafer | |
CN105826191A (en) | Preparation method of shallow trench isolation structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITED Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIU, MING CHYI;LIU, SHENG-DE;CHEN, CHI-MING;AND OTHERS;SIGNING DATES FROM 20130624 TO 20130626;REEL/FRAME:030708/0300 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |