US20140362653A1 - Memory control device and a delay controller - Google Patents
Memory control device and a delay controller Download PDFInfo
- Publication number
- US20140362653A1 US20140362653A1 US14/302,044 US201414302044A US2014362653A1 US 20140362653 A1 US20140362653 A1 US 20140362653A1 US 201414302044 A US201414302044 A US 201414302044A US 2014362653 A1 US2014362653 A1 US 2014362653A1
- Authority
- US
- United States
- Prior art keywords
- delay
- value
- memory
- dll
- setting value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4076—Timing circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1689—Synchronisation and timing concerns
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4096—Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/04—Arrangements for writing information into, or reading information out from, a digital store with means for avoiding disturbances due to temperature effects
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
- G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
- G11C11/40611—External triggering or timing of internal or partially internal refresh operations, e.g. auto-refresh or CAS-before-RAS triggered refresh
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/22—Control and timing of internal memory operations
- G11C2207/2254—Calibration
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Definitions
- the present invention relates to a source synchronous system and in particular, a memory controller that controls a Double Data Rate Synchronous Dynamic Random Access Memory (DDR SDRAM) that is a dynamic random access memory (DRAM) with a high bandwidth (“double data rate”) interface.
- DDR SDRAM Double Data Rate Synchronous Dynamic Random Access Memory
- DRAM dynamic random access memory
- DQ Data Signal
- DQS Data Strobe Signal
- Double Data Rate type “three” Synchronous Dynamic Random Access Memory (DDR3 SDRAM) is a modern type of dynamic random access memory (DRAM) that is the higher-speed successor to the DDR and the Double Data Rate type “two” Synchronous Dynamic Random Access Memory (DDR2).
- the DDR3 SDRAM adopts “Fly-by Topology” routing the signals in a daisy-chained fashion to improve signal integrity.
- the fly-by topology causes a skew because fly-by topology introduces differences in the wiring length between the memory controller and the memory.
- the DDR3 SDRAM has the ability to assist the delay adjustment for reducing the skew.
- the delay is adjusted by a Write Leveling (WL) command or a command that has an output function of a fixed data (for example, a “predefined pattern” that is defined in the Mode Register 3 (MR3)). Further, it is necessary to set a different delay value to each terminal of the memory controller.
- WL Write Leveling
- MR3 Mode Register 3
- the memory controller can control the WL command and the command that has the output function of a fixed data in the DDR3 SDRAM, and set the delay value separately for each input/output terminal of the memory controller.
- the transmission of commands are stopped/delayed during a period of read and/or write to the memory and the performance of the system decreases if the memory controller performs the correction for the delay in the same way as the initialization (for example, the WL command) when environmental changes occur after initialization, for example, due to fluctuations in power supply voltage and temperature fluctuations.
- the memory control device includes a plurality of delay circuits to set a delay value for each terminal of a memory, each of the plurality of delay circuits being connected to a terminal of the memory.
- the memory control device includes a first register to store a first DLL value output by a delay locked loop circuit, a plurality of second registers to store a first setting value to set the delay value for the each terminal of the memory, each of the plurality of second registers being connected to a delay circuit of the plurality of delay circuits, and a delay controller to calculate a second setting value based on the first DLL value, a second DLL value output by the delay locked loop circuit after the first DLL value, and the first setting value, and to update the first setting value to the second setting value.
- the memory control device is capable of performing a delay correction without reducing performance of a system including the memory control device.
- FIG. 1 is a block diagram showing a configuration of a memory control device according to a first embodiment
- FIG. 2 is a block diagram showing a configuration of a memory control device according to a second embodiment
- FIG. 3 is a block diagram showing a configuration of a memory control device according to a third embodiment.
- FIG. 4 is a block diagram showing a configuration of a memory control device according to a fourth embodiment.
- the WL command controls the delay values such that each time a clock signal edge and a DQS signal edge reach a memory at approximately the same time.
- the WL commands find the condition regularly and set the appropriate delay value. By repeating the WL commands, the transmission of commands are stopped/delayed during a period of read and/or write to the memory, and the performance of the system decreases.
- an embodiment of the present disclosure sets forth the concept of calculating a delay value using an output value of a Delay Locked Loop (DLL) circuit as in the following equation (1):
- n is a natural number equal to or greater than 1.
- B1 is a delay value set at a first time from the initialization.
- B2 is updated from B1.
- equation (1) is expressed as the following equation (2):
- FIG. 1 is a block diagram showing the main configuration of the memory control device according to the first embodiment.
- the memory control device 10 includes a memory controller 11 , delay circuits 12 , 13 , 14 , a timing generator 15 , a DLL circuit 16 , a delay controller 17 , a first register 18 , second registers 19 , 20 , 21 , and a memory 22 .
- the memory controller 11 is connected to each of the delay circuits 12 , 13 , 14 . Further, the timing generator 15 is connecter to the delay controller 17 and the DLL circuit 16 .
- the DLL circuit 16 is directly connected to the delay controller 17 , and is indirectly connected to the delay controller 17 through the first register 18 by using another line.
- the delay controller 17 is connected to each of the second registers 19 , 20 , 21 . Moreover, the second registers 19 , 20 , 21 are respectively connected to the delay circuits 12 , 13 , and 14 . In other words, the second register 19 is connected to the delay circuit 12 , the second register 20 is connected to the delay circuit 13 , and the second register 21 is connected to the delay circuit 14 . Each of the delay circuits 12 , 13 , 14 is connected to the memory 22 .
- a reference clock is input to the DLL circuit 16 .
- Each of the delay circuits 12 , 13 , 14 are connected to a terminal of the memory 22 , and set a variable delay value to each terminal of the memory 22 .
- the DLL circuit 16 includes a delay element to generate delay similarly to the delay generated by the delay circuits 12 , 13 , 14 .
- An output value of the lock state of the DLL circuit 16 (a first DLL value) is stored in the first register 18 whenever it is output by the DLL circuit 16 .
- An input value (a first or second setting value) to each of the delay circuits 12 , 13 , 14 setting a delay value for each terminal of the memory 22 is stored in each of the second registers 19 , 20 , 21 .
- the delay controller 17 calculates a delay value (a second setting value) based on an output value of the DLL circuit 16 (a first DLL value), the first register value in the first register 18 (a second DLL value), and the second register values (first setting values) in the second registers 19 , 20 , 21 .
- the delay controller 17 detects a difference between the first register value of the first register 18 (a first DLL value) and the output value of the DLL circuit 16 (a second DLL value) by comparing them and determines whether or not to perform the calculation of the delay value according to the amount of the difference.
- the amount of the difference can be “1 ⁇ 5*A 0 ” when a delay value (a first setting value) having about 20% margin is set at the initialization.
- the amount of the difference may be one clock period time if high fluency correction is needed.
- the delay controller 17 can determine whether or not to perform the calculation of the delay value based on a difference between register values of the second registers 19 , 20 , 21 .
- the timing generator 15 controls the timing of the calibration run of the DLL circuit 16 .
- the delay values (the second setting values) calculated by the delay controller 17 based on the output value of the DLL circuit 16 , the first register values in the first register 18 , and the second register values in the second registers 19 , 20 , 21 are sent to the second registers 19 , 20 , 21 .
- the delay controller 17 updates a new second register value (a second setting value) on each of the second registers 19 , 20 , 21 as an appropriate delay value for each terminal of the memory 22 .
- the memory 22 has a plurality of input/output terminals, but they are omitted in FIG. 1 .
- the delay value stored at initialization at the second registers 19 , 20 , 21 is set on the basis of a signal from a processor such as a CPU or a sequencer (not shown).
- the reference clock input to DLL circuit 16 is set at the same frequency as the clock in the memory 22 .
- the reference clock may be a clock of a double multiplied frequency or a quad multiplied frequency relative to the clock in the memory 22 .
- the delay variation that occurs by difference in wiring length of the control signal lines can be offset by setting an appropriate delay value to the control signal line. Therefore, there is no need to wire the same length to all control signals, and it is possible to maintain the same delay value whenever environmental changes occur, for example, due to fluctuations in power supply voltage and temperature fluctuations.
- the delay controller 17 determines whether or not to perform the calculation of the delay value according to the difference between the first register value of the first register 18 (the first DLL value) and the output value of the DLL circuit 16 (the second DLL value), for example, the delay controller 17 can include a subtractor or an adder with a bit shifter without including a divider or a multiplier.
- bit-shifter and the adder By repeating the bit-shift operation and adding operation (bit-shift and add, bit-shift and add, bit-shift and add, etc.), the bit-shifter and the adder have the same function as the multiplier. By repeating the bit-shift operation and subtracting operation (bit-shift and subtract, bit-shift and subtract, bit-shift and subtract, etc.), the bit-shifter and the subtractor have the same function as the divider. Note that the divider is larger than both the bit shifter and the subtractor. In addition, note that the multiplier is larger than both the bit shifter and the adder.
- the delay controller 17 has a simple structure in this embodiment.
- a single delay controller 17 is provided for a plurality of second registers 19 , 20 , 21 to compact the delay controller 17 . That is, the the delay value is not updated simultaneously to the plurality of second registers 19 , 20 , 21 . Therefore, the delay controller 17 has a simple structure that can update for the second registers connected one terminal at a time.
- FIG. 2 is a block diagram showing the main configuration of the memory control device according to the second embodiment.
- a timing generator 15 and the memory controller 11 are connected to each other, and a signal of a refresh flag is input to the timing generating circuit (generator) 15 from the memory controller 11 .
- the SDRAM needs a refresh operation that electric charges are provided at regular intervals.
- the signal of the refresh flag is generated when a memory is refreshed. That is, this embodiment describes controlling the delay according to timing of refresh operation.
- the timing generator 15 is configured to output a timing signal synchronized with the refresh cycle of the memory 22 based on the refresh flag (in other words, based on every refresh oparation) to the delay controller 17 . Note that the other elements are the same as in the first embodiment.
- the delay controller 17 can be operated.
- the delay controller 17 does not calculate a delay value. However, if the difference is over the maximum difference value, the delay controller 17 calculates a delay value using the equation (1), and updates the delay value (the second setting value) to a second register when the refresh flag occurs (M+1) times. This operation is performed on the delay setting value of all terminals of the memory 22 .
- the maximum difference value is defined as a threshold value to ensure memory operation in a system.
- a 266 MHz system can have a maximum difference value of 3.75 ns.
- the setting of the delay values can be achieved in a period with no access to the memory (for example, during no read/write)
- the delay controller 17 can include a subtractor or an adder with a bit-shifter without including a divider or a multiplier.
- the bit-shifter and the adder calculate more slowly than the multiplier, and the bit-shifter and the subtractor calculate more slowly than the divider.
- the refresh cycle (for example, 7.8 microseconds) includes enough time to complete the calculation of bit-shifting, adding, and subtracting, the divider and the multiplier are not essential in this embodiment.
- FIG. 3 is a block diagram showing the main configuration of the memory control device according to the third embodiment.
- a temperature sensor 35 is connected to the timing generator 15 .
- An electrical signal (for example, a voltage or current) coresponding to the detected temperature at the temperature sensor 35 is input to the timing generating circuit (generator) 15 .
- the other elemtents are the same as in the first embodiment.
- the timing generator 15 controls the timing of the calibration execution of the DLL circuit 16 in response to the temperature value (the electrical signal) detected by the temperature sensor 35 .
- FIG. 4 is a block diagram showing the main configuration of the memory control device according to the fourth embodiment.
- the memory control device (controller) 40 includes a WL controller (control circuit) 41 that is connected to a second register 19 as a circuit controling a strobe delay. Note that, although not shown, instead of the second register 19 , the WL control circuit 41 may be connected to another second register (second register 20 or second register 21 ).
- the WL control circuit 41 inputs a DQS signal (strobe signal) to at least one terminal of the memory 22 via the delay circuit 12 and the second register 19 .
- the WL control circuit 41 sets a value (+1 or ⁇ 1) in the second register 19 .
- the value (+1 or ⁇ 1) is defined as 1 clock time shifted according to the WL command.
- the WL control circuit 41 can set a delay value of the initialization in accordance with the response value of the WL control circuit 41 , it is possible to reduce the load on the CPU at the time of the initialization.
- including a circuit capable of changing the delay set according to the response value of the WL command results in reducing one of the loads on the CPU at the time of initialization. This results in increased CPU efficiency.
- the second registers 19 , 20 , 21 and delay circuits 12 , 13 , 14 are provided in units of three. However, these elements are not limited to such number. For example, the second registers and delay circuits may be provided in units of two or more than four.
- the above embodiments may be applied to a semiconductor device that needs to set a different delay value to each terminal of a memory.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Databases & Information Systems (AREA)
- Dram (AREA)
- Memory System (AREA)
Abstract
A memory control device includes a plurality of delay circuits to set a delay value for each terminal of a memory, each of the plurality of delay circuits being connected to a terminal of the memory. Further, the memory control device includes a first register to store a first DLL value output by a delay locked loop circuit, a plurality of second registers to store a first setting value to set the delay value for the each terminal of the memory, each of the plurality of second registers being connected to a delay circuit of the plurality of delay circuits, and a delay controller to calculate a second setting value based on the first DLL value, a second DLL value output by the delay locked loop circuit after the first DLL value, and the first setting value, and to update the first setting value to the second setting value.
Description
- The present application claims the benefit of priority under 35 U.S.C. §119 from Japanese Patent Application No. 2013-122353, filed Jun. 11, 2013, the entire contents of which are incorporated herein by reference.
- 1. Field
- The present invention relates to a source synchronous system and in particular, a memory controller that controls a Double Data Rate Synchronous Dynamic Random Access Memory (DDR SDRAM) that is a dynamic random access memory (DRAM) with a high bandwidth (“double data rate”) interface.
- 2. Background of the Related Art
- When the read-write operation in the DDR SDRAM that transmits data in the source synchronous system occurs, a Data Signal (DQ) and Data Strobe Signal (DQS) are transmitted and received between a memory and a memory controller. In such a case, some memory controllers are known to control the delay of the data signal (DQ) and the data strobe signal (DQS).
- In computing, Double Data Rate type “three” Synchronous Dynamic Random Access Memory (DDR3 SDRAM) is a modern type of dynamic random access memory (DRAM) that is the higher-speed successor to the DDR and the Double Data Rate type “two” Synchronous Dynamic Random Access Memory (DDR2).
- The DDR3 SDRAM adopts “Fly-by Topology” routing the signals in a daisy-chained fashion to improve signal integrity. However, the fly-by topology causes a skew because fly-by topology introduces differences in the wiring length between the memory controller and the memory.
- The DDR3 SDRAM has the ability to assist the delay adjustment for reducing the skew. For example, the delay is adjusted by a Write Leveling (WL) command or a command that has an output function of a fixed data (for example, a “predefined pattern” that is defined in the Mode Register 3 (MR3)). Further, it is necessary to set a different delay value to each terminal of the memory controller.
- It is possible that only during the initialization of the system, the memory controller can control the WL command and the command that has the output function of a fixed data in the DDR3 SDRAM, and set the delay value separately for each input/output terminal of the memory controller.
- However, in the above conventional technique, the transmission of commands are stopped/delayed during a period of read and/or write to the memory and the performance of the system decreases if the memory controller performs the correction for the delay in the same way as the initialization (for example, the WL command) when environmental changes occur after initialization, for example, due to fluctuations in power supply voltage and temperature fluctuations.
- In an aspect of the disclosure, there is provided a memory control device. The memory control device includes a plurality of delay circuits to set a delay value for each terminal of a memory, each of the plurality of delay circuits being connected to a terminal of the memory.
- Further, the memory control device includes a first register to store a first DLL value output by a delay locked loop circuit, a plurality of second registers to store a first setting value to set the delay value for the each terminal of the memory, each of the plurality of second registers being connected to a delay circuit of the plurality of delay circuits, and a delay controller to calculate a second setting value based on the first DLL value, a second DLL value output by the delay locked loop circuit after the first DLL value, and the first setting value, and to update the first setting value to the second setting value.
- As a result, the memory control device is capable of performing a delay correction without reducing performance of a system including the memory control device.
-
FIG. 1 is a block diagram showing a configuration of a memory control device according to a first embodiment; -
FIG. 2 is a block diagram showing a configuration of a memory control device according to a second embodiment; -
FIG. 3 is a block diagram showing a configuration of a memory control device according to a third embodiment; and -
FIG. 4 is a block diagram showing a configuration of a memory control device according to a fourth embodiment. - In systems with DDR3 SDRAM, it is often required to control delay signals with high accuracy, for example, to check whether a current delay value is appropriate or not, regularly or gradually.
- In the above case, for example, there is a WL command. The WL command controls the delay values such that each time a clock signal edge and a DQS signal edge reach a memory at approximately the same time.
- When a delay value is “k” the clock edge is faster than the DQS edge, and when another delay value is “k+1” (k plus one clock period) the DQS edge is faster than the clock edge. In such condition, either the “k” value or the “k+1” value is set as the appropriate delay value. Repeatedly, the WL commands find the condition regularly and set the appropriate delay value. By repeating the WL commands, the transmission of commands are stopped/delayed during a period of read and/or write to the memory, and the performance of the system decreases.
- However, an embodiment of the present disclosure sets forth the concept of calculating a delay value using an output value of a Delay Locked Loop (DLL) circuit as in the following equation (1):
-
B n=(B n−1 /A n−1)×A n (1) - In the above equation (1),
-
- An−1 is an output of the DLL set at n−1 times;
- Bn−1 is a delay value set at n−1 times;
- An is an output of the DLL set at n times; and
- Bn is a delay value set at n times.
- Note that in the above, n is a natural number equal to or greater than 1. For example, when n=1, B1 is a delay value set at a first time from the initialization. When n=2, B2 is updated from B1.
- For example, when n=1, the equation (1) is expressed as the following equation (2):
-
B 1=(B 0 /A 0)×A 1 (2) - In the above equation (2),
-
- A0 is an output of the DLL set at the initialization;
- B0 is a delay value set at the initialization;
- A1 is an output of the DLL set at a first time from the initialization; and
- B1 is a delay value set at at a first time from the initialization.
-
FIG. 1 is a block diagram showing the main configuration of the memory control device according to the first embodiment. Thememory control device 10 includes amemory controller 11,delay circuits timing generator 15, aDLL circuit 16, adelay controller 17, afirst register 18,second registers memory 22. - The
memory controller 11 is connected to each of thedelay circuits timing generator 15 is connecter to thedelay controller 17 and theDLL circuit 16. TheDLL circuit 16 is directly connected to thedelay controller 17, and is indirectly connected to thedelay controller 17 through thefirst register 18 by using another line. - The
delay controller 17 is connected to each of thesecond registers second registers delay circuits second register 19 is connected to thedelay circuit 12, thesecond register 20 is connected to thedelay circuit 13, and thesecond register 21 is connected to thedelay circuit 14. Each of thedelay circuits memory 22. - A reference clock is input to the
DLL circuit 16. Each of thedelay circuits memory 22, and set a variable delay value to each terminal of thememory 22. - The
DLL circuit 16 includes a delay element to generate delay similarly to the delay generated by thedelay circuits first register 18 whenever it is output by theDLL circuit 16. An input value (a first or second setting value) to each of thedelay circuits memory 22 is stored in each of the second registers 19, 20, 21. - The
delay controller 17 calculates a delay value (a second setting value) based on an output value of the DLL circuit 16 (a first DLL value), the first register value in the first register 18 (a second DLL value), and the second register values (first setting values) in the second registers 19, 20, 21. - In this case, in synchronization with the timing of a calibration run of the
DLL circuit 16, thedelay controller 17 detects a difference between the first register value of the first register 18 (a first DLL value) and the output value of the DLL circuit 16 (a second DLL value) by comparing them and determines whether or not to perform the calculation of the delay value according to the amount of the difference. - The amount of the difference can be “⅕*A0” when a delay value (a first setting value) having about 20% margin is set at the initialization. The amount of the difference may be one clock period time if high fluency correction is needed.
- Further, the
delay controller 17 can determine whether or not to perform the calculation of the delay value based on a difference between register values of the second registers 19, 20, 21. In addition, note that thetiming generator 15 controls the timing of the calibration run of theDLL circuit 16. - In the present embodiment, the delay values (the second setting values) calculated by the
delay controller 17 based on the output value of theDLL circuit 16, the first register values in thefirst register 18, and the second register values in the second registers 19, 20, 21, are sent to the second registers 19, 20, 21. - The
delay controller 17 updates a new second register value (a second setting value) on each of the second registers 19, 20, 21 as an appropriate delay value for each terminal of thememory 22. Note that thememory 22 has a plurality of input/output terminals, but they are omitted inFIG. 1 . - The delay value stored at initialization at the second registers 19, 20, 21, is set on the basis of a signal from a processor such as a CPU or a sequencer (not shown).
- When the output value is output from the
DLL circuit 16, thefirst register 18 stores the output value at that time. The reference clock input toDLL circuit 16 is set at the same frequency as the clock in thememory 22. The reference clock may be a clock of a double multiplied frequency or a quad multiplied frequency relative to the clock in thememory 22. - Note that a system in which each of a plurality of memories is connected by fly-by topology, can have a different delay for each lane.
- As described above, the delay variation that occurs by difference in wiring length of the control signal lines can be offset by setting an appropriate delay value to the control signal line. Therefore, there is no need to wire the same length to all control signals, and it is possible to maintain the same delay value whenever environmental changes occur, for example, due to fluctuations in power supply voltage and temperature fluctuations.
- Because the
delay controller 17 determines whether or not to perform the calculation of the delay value according to the difference between the first register value of the first register 18 (the first DLL value) and the output value of the DLL circuit 16 (the second DLL value), for example, thedelay controller 17 can include a subtractor or an adder with a bit shifter without including a divider or a multiplier. - By repeating the bit-shift operation and adding operation (bit-shift and add, bit-shift and add, bit-shift and add, etc.), the bit-shifter and the adder have the same function as the multiplier. By repeating the bit-shift operation and subtracting operation (bit-shift and subtract, bit-shift and subtract, bit-shift and subtract, etc.), the bit-shifter and the subtractor have the same function as the divider. Note that the divider is larger than both the bit shifter and the subtractor. In addition, note that the multiplier is larger than both the bit shifter and the adder.
- Hence, the
delay controller 17 has a simple structure in this embodiment. - Further, in this embodiment, a
single delay controller 17 is provided for a plurality ofsecond registers delay controller 17. That is, the the delay value is not updated simultaneously to the plurality ofsecond registers delay controller 17 has a simple structure that can update for the second registers connected one terminal at a time. -
FIG. 2 is a block diagram showing the main configuration of the memory control device according to the second embodiment. - In the
memory control device 30 of this embodiment, atiming generator 15 and thememory controller 11 are connected to each other, and a signal of a refresh flag is input to the timing generating circuit (generator) 15 from thememory controller 11. - Generally, since charges become zero and data disappears in the SDRAM by self-discharge, the SDRAM needs a refresh operation that electric charges are provided at regular intervals. The signal of the refresh flag is generated when a memory is refreshed. That is, this embodiment describes controlling the delay according to timing of refresh operation.
- The
timing generator 15 is configured to output a timing signal synchronized with the refresh cycle of thememory 22 based on the refresh flag (in other words, based on every refresh oparation) to thedelay controller 17. Note that the other elements are the same as in the first embodiment. - When the refresh flag occurs M times (M is a natural number of 2 or more), the
delay controller 17 can be operated. - If the difference between the first register value stored in the first register 18 (the first DLL value) and the output value of the DLL circuit 16 (the second DLL value) is not over a maximum difference value, the
delay controller 17 does not calculate a delay value. However, if the difference is over the maximum difference value, thedelay controller 17 calculates a delay value using the equation (1), and updates the delay value (the second setting value) to a second register when the refresh flag occurs (M+1) times. This operation is performed on the delay setting value of all terminals of thememory 22. - Note that there is no need to update the delay value if the delay value after the calculation is the same as the original delay value.
- The maximum difference value is defined as a threshold value to ensure memory operation in a system. For example, a 266 MHz system can have a maximum difference value of 3.75 ns.
- According to the embodiment, by synchronizing with the refresh timing, the setting of the delay values can be achieved in a period with no access to the memory (for example, during no read/write)
- The
delay controller 17 can include a subtractor or an adder with a bit-shifter without including a divider or a multiplier. The bit-shifter and the adder calculate more slowly than the multiplier, and the bit-shifter and the subtractor calculate more slowly than the divider. - Since the refresh cycle (for example, 7.8 microseconds) includes enough time to complete the calculation of bit-shifting, adding, and subtracting, the divider and the multiplier are not essential in this embodiment.
-
FIG. 3 is a block diagram showing the main configuration of the memory control device according to the third embodiment. - In the present embodiment, a
temperature sensor 35 is connected to thetiming generator 15. An electrical signal (for example, a voltage or current) coresponding to the detected temperature at thetemperature sensor 35 is input to the timing generating circuit (generator) 15. The other elemtents are the same as in the first embodiment. - In the present embodiment, the
timing generator 15 controls the timing of the calibration execution of theDLL circuit 16 in response to the temperature value (the electrical signal) detected by thetemperature sensor 35. - Since the amount of temperature change is proportional to the delay value, updating the delay value may not be needed if there is a small temperature change.
- Thus, by using the
temperature sensor 35, it is possible to reduce the number of executions of the DLL calibration and reduce power consumption. Note that this embodiment can also be applied to the configuration shown in the second embodiment. -
FIG. 4 is a block diagram showing the main configuration of the memory control device according to the fourth embodiment. The memory control device (controller) 40 includes a WL controller (control circuit) 41 that is connected to asecond register 19 as a circuit controling a strobe delay. Note that, although not shown, instead of thesecond register 19, theWL control circuit 41 may be connected to another second register (second register 20 or second register 21). - In the above configuration, for example, the
WL control circuit 41 inputs a DQS signal (strobe signal) to at least one terminal of thememory 22 via thedelay circuit 12 and thesecond register 19. In this case, theWL control circuit 41 sets a value (+1 or −1) in thesecond register 19. The value (+1 or −1) is defined as 1 clock time shifted according to the WL command. - According to the present embodiment, since the
WL control circuit 41 can set a delay value of the initialization in accordance with the response value of theWL control circuit 41, it is possible to reduce the load on the CPU at the time of the initialization. - In this embodiment, including a circuit capable of changing the delay set according to the response value of the WL command results in reducing one of the loads on the CPU at the time of initialization. This results in increased CPU efficiency.
- In the above embodiments, the second registers 19, 20, 21 and
delay circuits - The above embodiments may be applied to a semiconductor device that needs to set a different delay value to each terminal of a memory.
Claims (11)
1. A memory control device including a delay locked loop circuit, the memory control device comprising:
a plurality of delay circuits to set a delay value for each terminal of a memory, each of the plurality of delay circuits being connected to a terminal of the memory;
a first register to store a first DLL value output by the delay locked loop circuit;
a plurality of second registers to store a first setting value to set the delay value for the each terminal of the memory, each of the plurality of second registers being connected to a delay circuit of the plurality of delay circuits; and
a delay controller to calculate a second setting value based on the first DLL value, a second DLL value output by the delay locked loop circuit after the first DLL value, and the first setting value, and to update the first setting value to the second setting value.
2. The memory control device of claim 1 , wherein the delay controller detects a difference between the first DLL value and the second DLL value, and determines whether or not to perform the calculation of the second setting value according to an amount of the difference.
3. The memory control device of claim 1 , further comprising:
a write leveling controller to input a strobe signal, the write leveling controller being connected to a second register of the plurality of second registers corresponding to a terminal of the memory, and the write leveling controller setting the delay value in response to a write leveling command to the second register.
4. The memory control device of claim 1 , wherein a number of the plurality of second registers is a same as a number of the plurality of delay circuits.
5. The memory control device of claim 1 , wherein
the delay controller calculates the second setting value at n times, where n is a natural number equal to or greater than 1, using the following equation,
B n=(B n−1 /A n−1)×A n
B n=(B n−1 /A n−1)×A n
the An−1 is the first DLL value set at n−1 times,
the Bn−1 is the first setting value set at the n−1 times,
the An is the second DLL value set at n times, and
the Bn is the second setting value set at the n times.
6. The memory control device of claim 5 , wherein the delay controller includes a subtractor and an adder with a bit shifter.
7. The memory control device of claim 1 , further comprising:
a timing generator to control timing of a calibration execution of the delay locked loop circuit.
8. The memory control device of claim 7 , wherein the timing generator is configured to output a timing signal synchronized with a refresh cycle of the memory based on a refresh flag to the delay controller.
9. The memory control device of claim 7 , wherein the timing generator is connected to a temperature sensor.
10. A memory control device comprising:
a memory controller to control a memory;
a delay locked loop circuit;
a plurality of delay circuits to set a delay value for each terminal of the memory, each of the plurality of delay circuits being connected to a terminal of the memory;
a first register to store a first DLL value output by the delay locked loop circuit;
a plurality of second registers to store a first setting value to set the delay value for the each terminal of the memory, each of the plurality of second registers being connected to a delay circuit of the plurality of delay circuits; and
a delay controller to calculate a second setting value based on the first DLL value, a second DLL value output by the delay locked loop circuit after the first DLL value, and the first setting value, and to update the first setting value to the second setting value.
11. A delay controller including a delay locked loop circuit, the delay controller comprising:
a plurality of delay circuits to set a delay value for each terminal of a memory, each of the plurality of delay circuits being connected to a terminal of the memory;
a first register to store a first DLL value output by the delay locked loop circuit;
a plurality of second registers to store a first setting value to set the delay value for the each terminal of the memory, each of the plurality of second registers being connected to a delay circuit of the plurality of delay circuits; and
a delay control circuit to calculate a second setting value based on the first DLL value, a second DLL value output by the delay locked loop circuit after the first DLL value, and the first setting value, and to update the first setting value to the second setting value.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/879,925 US9396789B2 (en) | 2013-06-11 | 2015-10-09 | Memory control device and a delay controller |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2013122353A JP6179206B2 (en) | 2013-06-11 | 2013-06-11 | Memory control device |
JP2013-122353 | 2013-06-11 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/879,925 Continuation US9396789B2 (en) | 2013-06-11 | 2015-10-09 | Memory control device and a delay controller |
Publications (1)
Publication Number | Publication Date |
---|---|
US20140362653A1 true US20140362653A1 (en) | 2014-12-11 |
Family
ID=52005360
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/302,044 Abandoned US20140362653A1 (en) | 2013-06-11 | 2014-06-11 | Memory control device and a delay controller |
US14/879,925 Expired - Fee Related US9396789B2 (en) | 2013-06-11 | 2015-10-09 | Memory control device and a delay controller |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/879,925 Expired - Fee Related US9396789B2 (en) | 2013-06-11 | 2015-10-09 | Memory control device and a delay controller |
Country Status (2)
Country | Link |
---|---|
US (2) | US20140362653A1 (en) |
JP (1) | JP6179206B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10381055B2 (en) | 2015-12-26 | 2019-08-13 | Intel Corporation | Flexible DLL (delay locked loop) calibration |
US10892764B1 (en) * | 2020-08-14 | 2021-01-12 | Winbond Electronics Corp. | Delay locked loop device and update method thereof |
US11468960B2 (en) * | 2019-12-31 | 2022-10-11 | Micron Technology, Inc. | Semiconductor device with selective command delay and associated methods and systems |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6832777B2 (en) * | 2017-03-31 | 2021-02-24 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
KR20200052562A (en) | 2018-11-07 | 2020-05-15 | 삼성전자주식회사 | Storage device |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6323705B1 (en) * | 2000-04-25 | 2001-11-27 | Winbond Electronics Corporation | Double cycle lock approach in delay lock loop circuit |
US6381194B2 (en) * | 1999-09-02 | 2002-04-30 | Micron Technology, Inc. | Output circuit for a double data rate dynamic random access memory, double data rate dynamic random access memory, method of clocking data out from a double data rate dynamic random access memory and method of providing a data strobe signal |
US20030002357A1 (en) * | 2001-06-30 | 2003-01-02 | Ki-Seop Kwon | Register controlled DLL for reducing current consumption |
US20040022088A1 (en) * | 2002-08-01 | 2004-02-05 | Micron Technology, Inc. | Programmable DQS preamble |
US6819151B2 (en) * | 2001-10-09 | 2004-11-16 | Micron Technology, Inc. | Method and circuit for adjusting the timing of output data based on an operational mode of output drivers |
US20060145745A1 (en) * | 2004-12-30 | 2006-07-06 | Micron Technology, Inc. | Synchronous clock generator including duty cycle correction |
US20070086267A1 (en) * | 2005-10-14 | 2007-04-19 | Micron Technology, Inc. | Clock generator having a delay locked loop and duty cycle correction circuit in a parallel configuration |
US20080094117A1 (en) * | 2006-10-20 | 2008-04-24 | Gil Stoler | Apparatus and method for generating a clock signal |
US20080239843A1 (en) * | 2007-03-30 | 2008-10-02 | Fujitisu Limited | Interface circuit, memory interface system, and data reception method |
US20090129179A1 (en) * | 2007-11-20 | 2009-05-21 | Fujitsu Limited | Variable delay circuit, memory control circuit, delay amount setting apparatus, delay amount setting method and computer-readable recording medium in which delay amount setting program is recorded |
US20100202223A1 (en) * | 2008-09-30 | 2010-08-12 | Nec Electronics Corporation | Memory interface and operation method of it |
US7852707B2 (en) * | 2007-11-02 | 2010-12-14 | Hynix Semiconductor Inc. | Data output control circuit of a double data rate (DDR) synchronous semiconductor memory device responsive to a delay locked loop (DLL) clock |
US20130117599A1 (en) * | 2011-11-07 | 2013-05-09 | Elpida Memory, Inc. | Semiconductor device operating according to latency value |
US20130219115A1 (en) * | 2010-11-01 | 2013-08-22 | Panasonic Corporation | Delay circuit, delay controller, memory controller, and information terminal |
US20140269119A1 (en) * | 2013-03-13 | 2014-09-18 | Samsung Electronics Co., Ltd. | Synchronous semiconductor memory device having delay locked loop circuit and method of controlling the delay locked loop circuit |
Family Cites Families (68)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6493378B1 (en) * | 1998-01-06 | 2002-12-10 | Topcon Gps Llc | Methods and apparatuses for reducing multipath errors in the demodulation of pseudo-random coded signals |
JP2004110906A (en) * | 2002-09-17 | 2004-04-08 | Renesas Technology Corp | Semiconductor memory |
JP3821787B2 (en) * | 2003-02-27 | 2006-09-13 | エルピーダメモリ株式会社 | DLL circuit |
US6859397B2 (en) * | 2003-03-05 | 2005-02-22 | Sandisk Corporation | Source side self boosting technique for non-volatile memory |
US7111111B2 (en) * | 2003-07-08 | 2006-09-19 | Broadcom Corporation | Scheme for optimal settings for DDR interface |
US7191279B2 (en) * | 2003-07-08 | 2007-03-13 | Broadcom Corporation | Schmoo runtime reduction and dynamic calibration based on a DLL lock value |
US6960952B2 (en) * | 2003-09-11 | 2005-11-01 | Rambus, Inc. | Configuring and selecting a duty cycle for an output driver |
US7177199B2 (en) * | 2003-10-20 | 2007-02-13 | Sandisk Corporation | Behavior based programming of non-volatile memory |
US7020017B2 (en) * | 2004-04-06 | 2006-03-28 | Sandisk Corporation | Variable programming of non-volatile memory |
US7023733B2 (en) * | 2004-05-05 | 2006-04-04 | Sandisk Corporation | Boosting to control programming of non-volatile memory |
US7020026B2 (en) * | 2004-05-05 | 2006-03-28 | Sandisk Corporation | Bitline governed approach for program control of non-volatile memory |
US7307884B2 (en) * | 2004-06-15 | 2007-12-11 | Sandisk Corporation | Concurrent programming of non-volatile memory |
US7145373B2 (en) * | 2004-07-29 | 2006-12-05 | Intel Corporation | Frequency-controlled DLL bias |
US7173859B2 (en) * | 2004-11-16 | 2007-02-06 | Sandisk Corporation | Faster programming of higher level states in multi-level cell flash memory |
US7522457B2 (en) * | 2005-03-31 | 2009-04-21 | Sandisk Corporation | Systems for erase voltage manipulation in non-volatile memory for controlled shifts in threshold voltage |
US7403424B2 (en) * | 2005-03-31 | 2008-07-22 | Sandisk Corporation | Erasing non-volatile memory using individual verification and additional erasing of subsets of memory cells |
US7457166B2 (en) * | 2005-03-31 | 2008-11-25 | Sandisk Corporation | Erase voltage manipulation in non-volatile memory for controlled shifts in threshold voltage |
JP4036868B2 (en) * | 2005-03-31 | 2008-01-23 | 日本テキサス・インスツルメンツ株式会社 | Delay locked loop circuit |
US7295478B2 (en) * | 2005-05-12 | 2007-11-13 | Sandisk Corporation | Selective application of program inhibit schemes in non-volatile memory |
JP5153094B2 (en) * | 2005-09-29 | 2013-02-27 | エスケーハイニックス株式会社 | DLL device and DLL clock generation method |
JP4775141B2 (en) * | 2005-09-29 | 2011-09-21 | 株式会社ハイニックスセミコンダクター | Delay locked loop circuit |
JP4764270B2 (en) * | 2005-09-29 | 2011-08-31 | 株式会社ハイニックスセミコンダクター | Method and apparatus for generating delay locked loop clock for preventing lock failure |
JP2007280562A (en) * | 2006-04-11 | 2007-10-25 | Sharp Corp | Refresh control device |
US7440322B2 (en) * | 2006-04-20 | 2008-10-21 | Sandisk Corporation | Method and system for flash memory devices |
TWI324858B (en) * | 2006-08-16 | 2010-05-11 | Holtek Semiconductor Inc | Dll and angle generator |
JP4959264B2 (en) * | 2006-09-15 | 2012-06-20 | 株式会社リコー | Memory control device |
JP2008084471A (en) * | 2006-09-28 | 2008-04-10 | Toshiba Corp | Semiconductor memory device |
US7450426B2 (en) * | 2006-10-10 | 2008-11-11 | Sandisk Corporation | Systems utilizing variable program voltage increment values in non-volatile memory program operations |
US7474561B2 (en) * | 2006-10-10 | 2009-01-06 | Sandisk Corporation | Variable program voltage increment values in non-volatile memory program operations |
US7535766B2 (en) * | 2006-10-13 | 2009-05-19 | Sandisk Corporation | Systems for partitioned soft programming in non-volatile memory |
US7596031B2 (en) * | 2006-10-30 | 2009-09-29 | Sandisk Corporation | Faster programming of highest multi-level state for non-volatile memory |
US7697338B2 (en) * | 2006-11-16 | 2010-04-13 | Sandisk Corporation | Systems for controlled boosting in non-volatile memory soft programming |
US7535763B2 (en) * | 2006-11-16 | 2009-05-19 | Sandisk Corporation | Controlled boosting in non-volatile memory soft programming |
US7668019B2 (en) * | 2006-11-28 | 2010-02-23 | Samsung Electronics Co., Ltd. | Non-volatile memory device and erasing method thereof |
US7468918B2 (en) * | 2006-12-29 | 2008-12-23 | Sandisk Corporation | Systems for programming non-volatile memory with reduced program disturb by removing pre-charge dependency on word line data |
US7433241B2 (en) * | 2006-12-29 | 2008-10-07 | Sandisk Corporation | Programming non-volatile memory with reduced program disturb by removing pre-charge dependency on word line data |
US7450430B2 (en) * | 2006-12-29 | 2008-11-11 | Sandisk Corporation | Programming non-volatile memory with reduced program disturb by using different pre-charge enable voltages |
US7463531B2 (en) * | 2006-12-29 | 2008-12-09 | Sandisk Corporation | Systems for programming non-volatile memory with reduced program disturb by using different pre-charge enable voltages |
US7773429B2 (en) * | 2007-02-22 | 2010-08-10 | Hynix Semiconductor Inc. | Non-volatile memory device and driving method thereof |
US7508711B2 (en) * | 2007-04-30 | 2009-03-24 | Intel Corporation | Arrangements for operating a memory circuit |
US7548462B2 (en) * | 2007-06-29 | 2009-06-16 | Macronix International Co., Ltd. | Double programming methods of a multi-level-cell nonvolatile memory |
US7489543B1 (en) * | 2007-07-25 | 2009-02-10 | Micron Technology, Inc. | Programming multilevel cell memory arrays |
US7751245B2 (en) * | 2007-10-10 | 2010-07-06 | Micron Technology, Inc. | Programming sequence in NAND memory |
US7869287B2 (en) * | 2008-03-31 | 2011-01-11 | Advanced Micro Devices, Inc. | Circuit for locking a delay locked loop (DLL) and method therefor |
US7929361B2 (en) * | 2008-03-31 | 2011-04-19 | Advanced Micro Devices, Inc. | Circuit using a shared delay locked loop (DLL) and method therefor |
US8111548B2 (en) * | 2008-07-21 | 2012-02-07 | Sandisk Technologies Inc. | Programming non-volatile storage using binary and multi-state programming processes |
KR101532754B1 (en) * | 2008-09-22 | 2015-07-02 | 삼성전자주식회사 | Programming method of nonvolatile memory device |
KR20100043935A (en) * | 2008-10-21 | 2010-04-29 | 삼성전자주식회사 | Non-volatile memory device and program method thereof |
US7876137B2 (en) * | 2008-11-20 | 2011-01-25 | Promos Technologies Pte.Ltd. | Configurable architecture hybrid analog/digital delay locked loop (DLL) and technique with fast open loop digital locking for integrated circuit devices |
US8064252B2 (en) * | 2008-11-21 | 2011-11-22 | Micron Technology, Inc. | Multi-pass programming in a memory device |
KR20100072704A (en) * | 2008-12-22 | 2010-07-01 | 삼성전자주식회사 | Delay locked loop circuit controlled by column address strobe write latency |
US8026544B2 (en) * | 2009-03-30 | 2011-09-27 | Sandisk Technologies Inc. | Fabricating and operating a memory array having a multi-level cell region and a single-level cell region |
KR101572830B1 (en) * | 2009-06-22 | 2015-11-30 | 삼성전자주식회사 | Method of programming a nonvolatile memory device nonvolatile memory device and nonvolatile memory system |
US8619474B2 (en) * | 2009-09-10 | 2013-12-31 | Micron Technology, Inc. | Data line management in a memory device |
US8139419B2 (en) * | 2009-12-08 | 2012-03-20 | Micron Technology, Inc. | Programming methods and memories |
KR20110131648A (en) * | 2010-05-31 | 2011-12-07 | 삼성전자주식회사 | Nonvolatile memory device, memory system and memory card having its, and programming method thereof |
KR20120003351A (en) * | 2010-07-02 | 2012-01-10 | 삼성전자주식회사 | Three dimensional non-volatile memory device and operating method thereof |
JP2012084207A (en) * | 2010-10-13 | 2012-04-26 | Toshiba Corp | Nonvolatile semiconductor memory device |
TWI449339B (en) * | 2010-12-13 | 2014-08-11 | Ind Tech Res Inst | Apparatus for clock skew compensation |
JP5568057B2 (en) * | 2011-05-30 | 2014-08-06 | 株式会社東芝 | Memory access circuit and memory system |
JP2013008112A (en) * | 2011-06-22 | 2013-01-10 | Panasonic Corp | Memory controller and delay adjustment method |
US8638608B2 (en) * | 2012-03-26 | 2014-01-28 | Sandisk Technologies Inc. | Selected word line dependent select gate voltage during program |
KR101927212B1 (en) * | 2012-05-09 | 2019-03-07 | 삼성전자주식회사 | Method of programming data in nonvolatile memory device |
US9047237B2 (en) * | 2012-08-03 | 2015-06-02 | Cypress Semiconductor Corporation | Power savings apparatus and method for memory device using delay locked loop |
WO2014137928A2 (en) * | 2013-03-04 | 2014-09-12 | Sandisk Technologies Inc. | Dynamic erase depth for improved endurance of non-volatile memory |
KR102112596B1 (en) * | 2013-03-15 | 2020-05-19 | 삼성전자주식회사 | Non-volatile memory device and programming method of the same |
US8982626B2 (en) * | 2013-06-05 | 2015-03-17 | Sandisk Technologies Inc. | Program and read operations for 3D non-volatile memory based on memory hole diameter |
US8982637B1 (en) * | 2013-09-12 | 2015-03-17 | Sandisk Technologies Inc. | Vread bias allocation on word lines for read disturb reduction in 3D non-volatile memory |
-
2013
- 2013-06-11 JP JP2013122353A patent/JP6179206B2/en not_active Expired - Fee Related
-
2014
- 2014-06-11 US US14/302,044 patent/US20140362653A1/en not_active Abandoned
-
2015
- 2015-10-09 US US14/879,925 patent/US9396789B2/en not_active Expired - Fee Related
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6381194B2 (en) * | 1999-09-02 | 2002-04-30 | Micron Technology, Inc. | Output circuit for a double data rate dynamic random access memory, double data rate dynamic random access memory, method of clocking data out from a double data rate dynamic random access memory and method of providing a data strobe signal |
US6323705B1 (en) * | 2000-04-25 | 2001-11-27 | Winbond Electronics Corporation | Double cycle lock approach in delay lock loop circuit |
US20030002357A1 (en) * | 2001-06-30 | 2003-01-02 | Ki-Seop Kwon | Register controlled DLL for reducing current consumption |
US6819151B2 (en) * | 2001-10-09 | 2004-11-16 | Micron Technology, Inc. | Method and circuit for adjusting the timing of output data based on an operational mode of output drivers |
US20040022088A1 (en) * | 2002-08-01 | 2004-02-05 | Micron Technology, Inc. | Programmable DQS preamble |
US20060145745A1 (en) * | 2004-12-30 | 2006-07-06 | Micron Technology, Inc. | Synchronous clock generator including duty cycle correction |
US20070086267A1 (en) * | 2005-10-14 | 2007-04-19 | Micron Technology, Inc. | Clock generator having a delay locked loop and duty cycle correction circuit in a parallel configuration |
US20080094117A1 (en) * | 2006-10-20 | 2008-04-24 | Gil Stoler | Apparatus and method for generating a clock signal |
US20080239843A1 (en) * | 2007-03-30 | 2008-10-02 | Fujitisu Limited | Interface circuit, memory interface system, and data reception method |
US7852707B2 (en) * | 2007-11-02 | 2010-12-14 | Hynix Semiconductor Inc. | Data output control circuit of a double data rate (DDR) synchronous semiconductor memory device responsive to a delay locked loop (DLL) clock |
US20090129179A1 (en) * | 2007-11-20 | 2009-05-21 | Fujitsu Limited | Variable delay circuit, memory control circuit, delay amount setting apparatus, delay amount setting method and computer-readable recording medium in which delay amount setting program is recorded |
US20100202223A1 (en) * | 2008-09-30 | 2010-08-12 | Nec Electronics Corporation | Memory interface and operation method of it |
US20130219115A1 (en) * | 2010-11-01 | 2013-08-22 | Panasonic Corporation | Delay circuit, delay controller, memory controller, and information terminal |
US20130117599A1 (en) * | 2011-11-07 | 2013-05-09 | Elpida Memory, Inc. | Semiconductor device operating according to latency value |
US20140269119A1 (en) * | 2013-03-13 | 2014-09-18 | Samsung Electronics Co., Ltd. | Synchronous semiconductor memory device having delay locked loop circuit and method of controlling the delay locked loop circuit |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10381055B2 (en) | 2015-12-26 | 2019-08-13 | Intel Corporation | Flexible DLL (delay locked loop) calibration |
US10872647B2 (en) | 2015-12-26 | 2020-12-22 | Intel Corporation | Flexible DLL (delay locked loop) calibration |
US11468960B2 (en) * | 2019-12-31 | 2022-10-11 | Micron Technology, Inc. | Semiconductor device with selective command delay and associated methods and systems |
US10892764B1 (en) * | 2020-08-14 | 2021-01-12 | Winbond Electronics Corp. | Delay locked loop device and update method thereof |
Also Published As
Publication number | Publication date |
---|---|
JP2014241003A (en) | 2014-12-25 |
JP6179206B2 (en) | 2017-08-16 |
US20160035408A1 (en) | 2016-02-04 |
US9396789B2 (en) | 2016-07-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9396789B2 (en) | Memory control device and a delay controller | |
US8144529B2 (en) | System and method for delay locked loop relock mode | |
US9508417B2 (en) | Methods and apparatuses for controlling timing paths and latency based on a loop delay | |
US9054675B2 (en) | Apparatuses and methods for adjusting a minimum forward path delay of a signal path | |
US8184495B2 (en) | Semiconductor memory device for controlling operation of delay-locked loop circuit | |
US8779822B2 (en) | Power supply induced signal jitter compensation | |
US10522204B1 (en) | Memory signal phase difference calibration circuit and method | |
US10438637B2 (en) | Memory controller | |
US9171597B2 (en) | Apparatuses and methods for providing strobe signals to memories | |
US9286961B1 (en) | Memory controller half-clock delay adjustment | |
KR101735091B1 (en) | Column source signal generation circuit | |
US9305617B2 (en) | Data and strobe decompressing memory controller and memory control method | |
KR100883140B1 (en) | Data output control circuit, semiconductor memory device and operation method thereof | |
US8819475B2 (en) | Memory access circuit and memory access system | |
JP2009237678A (en) | Memory controller device, control method for memory controller device and data reception device | |
US6545941B2 (en) | Clock synchronous circuit | |
US10698846B2 (en) | DDR SDRAM physical layer interface circuit and DDR SDRAM control device | |
US8482326B2 (en) | DLL circuit, semiconductor device including the same, and data processing system | |
JP5448324B2 (en) | DLL circuit, semiconductor device including the same, and data processing system | |
US8610471B2 (en) | Delay locked loop | |
KR20100097927A (en) | Delay locked loop and eledtric device including the same | |
KR100484250B1 (en) | Digital dll circuit for controlling initial delay | |
JP2004220643A (en) | Semiconductor memory controller | |
JP2021047562A (en) | Semiconductor integrated circuit, transmitter, and memory system | |
KR20120109196A (en) | Delay locked loop and semiconductor device including the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |