US20140253216A1 - Gilbert mixer with negative gm to increase nmos mixer conversion - Google Patents

Gilbert mixer with negative gm to increase nmos mixer conversion Download PDF

Info

Publication number
US20140253216A1
US20140253216A1 US13/789,681 US201313789681A US2014253216A1 US 20140253216 A1 US20140253216 A1 US 20140253216A1 US 201313789681 A US201313789681 A US 201313789681A US 2014253216 A1 US2014253216 A1 US 2014253216A1
Authority
US
United States
Prior art keywords
differential
voltage
current
converter
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US13/789,681
Other versions
US8836407B1 (en
Inventor
Zaw Soe
Tham KhongMeng
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tensorcom Inc
Original Assignee
Tensorcom Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tensorcom Inc filed Critical Tensorcom Inc
Priority to US13/789,681 priority Critical patent/US8836407B1/en
Assigned to TENSORCOM, INC. reassignment TENSORCOM, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SOE, ZAW, THAM, KhongMeng
Publication of US20140253216A1 publication Critical patent/US20140253216A1/en
Application granted granted Critical
Publication of US8836407B1 publication Critical patent/US8836407B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03DDEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D7/00Transference of modulation from one carrier to another, e.g. frequency-changing
    • H03D7/14Balanced arrangements
    • H03D7/1425Balanced arrangements with transistors
    • H03D7/1441Balanced arrangements with transistors using field-effect transistors
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06GANALOGUE COMPUTERS
    • G06G7/00Devices in which the computing operation is performed by varying electric or magnetic quantities
    • G06G7/12Arrangements for performing computing operations, e.g. operational amplifiers
    • G06G7/16Arrangements for performing computing operations, e.g. operational amplifiers for multiplication or division
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03DDEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D7/00Transference of modulation from one carrier to another, e.g. frequency-changing
    • H03D7/14Balanced arrangements
    • H03D7/1425Balanced arrangements with transistors
    • H03D7/1458Double balanced arrangements, i.e. where both input signals are differential
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03DDEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D7/00Transference of modulation from one carrier to another, e.g. frequency-changing
    • H03D7/16Multiple-frequency-changing
    • H03D7/165Multiple-frequency-changing at least two frequency changers being located in different paths, e.g. in two paths with carriers in quadrature
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03DDEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D2200/00Indexing scheme relating to details of demodulation or transference of modulation from one carrier to another covered by H03D
    • H03D2200/0001Circuit elements of demodulators
    • H03D2200/0019Gilbert multipliers

Definitions

  • CMOS Complementary Metal Oxide Semiconductor
  • SiGe Silicon-Germanium
  • GaAs GaAs
  • CMOS Complementary Metal Oxide Semiconductor
  • MOS transistor N-channel transistors and P-channel transistors (MOS transistor) are used in this technology which uses fine line technology to consistently reduce the channel length of the MOS transistors.
  • Current channel length examples are 40 nm, the power supply of VDD equals 1.2V and the number of layers of metal levels can be 8 or more. This technology scales and can achieve operation in the 60 GHz range.
  • Transceivers for the 60 GHz system have been formed in CMOS and comprise at least one transmitter and at least one receiver which are used to interface to other transceivers in a communication system.
  • the transceivers receive or transmit electrical signals into the LNA or the power amplifier, respectively. These electrical signals are generated by or provided to an antenna.
  • the antenna is a transducer that converts incoming electromagnetic energy from free space into electrical signals on the receive side of the transceiver or converts electrical signals into electromagnetic energy for transfer into free space.
  • the transmitter needs to provide a signal to the antenna consisting of a 60 GHz carrier frequency range.
  • the Gilbert mixer plays a fundamental role in up-converting a baseband signal to this carrier frequency range.
  • Binary Phase Shift Keying (BPSK) is the modulation scheme used to carry the baseband at the 60 GHz carrier frequency range.
  • BPSK Binary Phase Shift Keying
  • the Gilbert mixer also plays a fundamental role in down-converting a Radio Frequency (RF) signal to baseband.
  • BPSK Binary Phase Shift Keying
  • RF Radio Frequency
  • the Gilbert mixer mixes a local oscillator signal at a given frequency with a baseband signal.
  • the oscillator signal typically has a full rail to rail voltage swing and can be viewed as a “square wave” applied to the gates of the transistors in the Gilbert mixer. These gates then act like switches that become enabled and disabled in sequential order.
  • the reduced swing from the baseband however, has only a limited swing of 300 mV and must be of sufficient magnitude to place the drive the gates of the driven transistors into saturation.
  • NMOS N-Metal Oxide Semiconductor
  • PMOS P-Metal Oxide Semiconductor
  • CMOS Complementary Metal Oxide Semiconductor
  • any technology of transistors can be used for the Gilbert mixer; bipolar, hetro-junction, etc.
  • the inventive cross-coupled negative g m feedback technique allows the Gilbert mixer to saturate at a reduced input signal swing voltage (150 mV) when compared to a conventional Gilbert mixer (300 mV).
  • the inventive cross coupled NMOS transistors providing a negative g m transistor feedback technique allows the innovative Gilbert mixer to enter into the current mode operation at a reduced signal input voltage range.
  • the linearity of the baseband signal path can be traded against the Gilbert mixer gain.
  • the linearity of the baseband signal path improves if the signal swing in the baseband signal path is reduced.
  • the input mixer transistors operate in the saturated mode at a reduced input signal swing voltage, the power efficiency of the system to increases.
  • Another illustrative embodiment of the inventive cross coupled NMOS transistors providing a negative g m transistor feedback technique is to drive the transmit chain with a higher gain.
  • the efficiency of the transmit chain is very important in mobile applications to save battery power and extend the time or usage of the mobile phone.
  • the transmit chain operates in the non-linear mode allowing the transmit chain to reach the highest class-D power efficient.
  • a higher efficiency transmit chain provides a better utilization of the available power since most of that power is supplied to the energy of the outgoing electromagnetic waveform that is carrying the modulated signal.
  • the linearity in the transmit chain is not important for the two constellation BPSK modulation since the modulated signal is easy to recover because of the 180° separation between a 1 (on mode) and a 0 (off mode).
  • the transmit chain operates in the non-linear mode and there is no need to back down on the input power applied to the front end of the transmit chain.
  • the inventive cross coupled NMOS transistors providing a negative g m transistor feedback technique mixer that generates a 60 GHz signal where the 2 nd and 3 rd harmonics are 120 GHz and 180 GHz, respectively.
  • the transmit chain comprising of tank circuits and the antenna are naturally occurring bandpass filters and have a bandwidth limited region based around 60 GHz.
  • inventive technique comprises the inventive cross coupled NMOS transistors providing a negative g m transistor feedback technique mixer where the differential cross coupled transistor circuit provides the feedback and increases the overall g m of the Gilbert mixer. This very special feature of the inventive technique prevents the saturation of the input chain of the baseband while still allowing better linearity and power efficiency.
  • a Gilbert mixer apparatus comprising a first differential switch that couples a first differential voltage to current converter to a differential current to voltage converter and the first differential voltage to current converter further comprising a cross coupled same conductivity MOS transistor circuit.
  • the apparatus further comprising a differential capacitance adjustment circuit coupled to the first differential current to voltage converter where a differential capacitance can be adjusted by a variable voltage.
  • the apparatus further comprising a second differential voltage to current converter.
  • the apparatus further comprising a second differential switch that couples the second differential voltage to current converter to the differential current to voltage converter.
  • the apparatus wherein the cross coupled same conductivity MOS transistor circuit increases the gain of the first differential voltage to current converter, wherein the first differential current to voltage converter is a differential load and wherein the first differential load can be formed from a resistive, an inductive or a capacitive loads or any combination therein.
  • the apparatus further comprising a differential i-signal coupled to the first differential voltage to current converter, a differential q-signal coupled to the second differential voltage to current converter, a differential in-phase oscillation signal coupled to the first differential switch, a differential quadrature phase oscillation signal coupled to the second differential switch and the first and second differential switch are coupled to a differential current to voltage converter, whereby the differential i-signal and the differential q-signal are converted to the frequency of the oscillation signal.
  • a Gilbert mixer apparatus comprising a first differential voltage to current converter, a first differential current to voltage converter, a first differential switch that couples the first differential voltage to current converter to the first differential current to voltage converter and the first differential voltage to current converter further comprises a cross coupled same conductivity MOS transistor circuit.
  • the apparatus further comprising a differential capacitance adjustment circuit coupled to the first differential current to voltage converter where a differential capacitance can be adjusted by a variable voltage, further comprising a second differential voltage to current converter and further comprising a second differential switch that couples the second differential voltage to current converter to the differential current to voltage converter.
  • the apparatus wherein the cross coupled same conductivity MOS transistor circuit increases the gain of the first differential voltage to current converter, wherein the first differential current to voltage converter is a differential load and wherein the first differential load can be formed from a resistive, an inductive or a capacitive loads or any combination therein.
  • a method of up-converting a differential in-phase and differential quadrature signal to a frequency of an oscillator signal comprising the steps of providing the differential in-phase baseband signal to a first differential voltage to current converter with a first cross coupled same conductivity MOS transistor circuit, providing the differential quadrature baseband signal to a second differential voltage to current converter with a second cross coupled same conductivity MOS transistor circuit, coupling the first differential voltage to current converter to a differential current to voltage converter using a first differential switch, coupling the second differential voltage to current converter to the differential current to voltage converter using a second differential switch, providing a differential in-phase oscillator signal to the first differential switch and providing a differential quadrature oscillator signal to the second differential switch, thereby up-converting the differential in-phase and differential quadrature signal to the frequency of the oscillator signal.
  • the method further comprising the steps of adjusting the frequency of the up-converted differential signal with a differential capacitance adjustment circuit.
  • the method further comprising the steps of applying an adjustment voltage to the differential capacitance adjustment circuit to vary the capacitance.
  • the method whereby the first cross coupled same conductivity MOS transistor circuit reduces the saturation voltage of the first differential voltage to current converter and the second cross coupled same conductivity MOS transistor circuit reduces the saturation voltage of the second differential voltage to current converter.
  • the method further comprising the steps of coupling the up-converted differential signal to a power amplifier stage, wherein the power amplifier stage provides a higher efficiency and improved power usage.
  • FIG. 1 depicts an I and Q up-converted transmit path.
  • FIG. 2A shows an I and Q Gilbert mixer that combines the current results together.
  • FIG. 2B presents a small signal model of one of the Gilbert mixers in FIG. 2A .
  • FIG. 3A illustrates the innovative NMOS negative g m differential cross coupled I and Q Gilbert mixer in accordance with the present invention.
  • FIG. 3B shows a small signal model of one of the Gilbert mixers in FIG. 3A in accordance with the present invention.
  • FIG. 3C illustrates a simplified version of the model presented in FIG. 3B in accordance with the present invention.
  • FIG. 4 illustrates the innovative PMOS negative g m differential cross coupled I and Q Gilbert mixer in accordance with the present invention.
  • This invention has been incorporated into the transceiver design for a 60 GHz wireless system.
  • the inventive apparatus is applicable to any high frequency system, for example, where the Gilbert mixer up-converters a baseband signal to an RF signal.
  • the Gilbert mixer can also be used in the down-conversion of an RF signal to convert the signal from a Low Noise Amplifier (LNA) to baseband for further processing.
  • LNA Low Noise Amplifier
  • FIG. 1 illustrates an up-conversion communication signal path.
  • the quadrature and in-phase input signal to both of these baseband paths are applied at 1 - 8 a and 1 - 8 b, respectively, which are then applied to the digital to analog converter (DAC) 1 - 9 a and 1 - 9 b, respectively.
  • DAC digital to analog converter
  • Adjustable gain amplifiers 1 - 10 a and 1 - 10 b amplify and apply the output of the digital to analog converters to the low pass filters 1 - 11 a and 1 - 11 b .
  • the output of the low pass filter 1 - 11 a generates a quadrature voltage V q and an inverse quadrature voltage V q as illustrated on the line 1 - 12 a.
  • the output of the low pass filter 1 - 11 b generates the in-phase voltage V i and an inverse in-phase voltage V i as illustrated on the line 1 - 12 b.
  • An adjustable oscillator 1 - 6 generates a frequency at about 60 GHz and is illustrated in the dotted box 1 - 3 .
  • a differential in-phase oscillation signal loi and its inverse loi are generated on line 1 - 7 b while a differential quadrature oscillation signal loq at its inverse loq are generated on lines 1 - 7 a.
  • the differential i-signal outputs 1 - 12 b of the i-baseband path 1 - 1 , the differential q-signal outputs 1 - 12 a of the q-baseband path 1 - 2 and the oscillator 1 - 3 outputs 1 - 7 a and 1 - 7 b at a frequency of about 60 GHz are applied to the Gilbert mixer block 1 - 4 .
  • the output of the Gilbert mixer is coupled to a frequency adjust circuit 1 - 19 to adjust the frequency of the Gilbert mixer outputs out 1 - 14 a and out 1 - 14 b which is then coupled to the input of the power amplifier 1 - 5 .
  • the differential i-signals 1 - 12 b from the i-baseband path 1 - 1 and the differential in-phase oscillator signals and its inverse 1 - 7 b are applied to the Gilbert mixer 1 - 13 b.
  • the differential i-signals of output 1 - 12 b consist of V i and V i .
  • the differential in-phase oscillator signals at a frequency about 60 GHz are called loi and loi .
  • the output of the Gilbert mixer 1 - 13 b generates the signal out 1 - 14 b and the signal out 1 - 14 a.
  • the differential q-signals 1 - 12 a from the q-baseband path 1 - 2 and the differential quadrature oscillator signal output and its inverse 1 - 7 a are applied to the Gilbert mixer 1 - 13 a.
  • the differential q-signals 1 - 12 a consists of the quadrature voltage V q and an inverse quadrature voltage V q .
  • the differential oscillator outputs 1 - 7 a are called signal loq at its inverse loq .
  • the output of the Gilbert mixer 1 - 13 a generates the signal out 1 - 14 a and the signal out 1 - 14 b .
  • the current signals of out 1 - 14 a and out 1 - 14 b from both mixers 1 - 13 b and 1 - 13 a are added together to generate the output signal out 1 - 14 b and the output signal out 1 - 14 a.
  • the frequency adjust circuit 1 - 19 consists of an adjustable capacitor C A .
  • the adjustment of the capacitor occurs by applying a variable voltage to C A which changes the parameters of the capacitor presented to the output signals out 1 - 14 a and out 1 - 14 b of the Gilbert mixer 1 - 4 .
  • the variation of the capacitance value allows the frequency of the tank circuit coupled to the Gilbert mixer to be adjusted.
  • the differential output signals out 1 - 14 a and out 1 - 14 b are applied to the power amplifier 1 - 5 . Inside the power amplifier 1 - 5 , these two signals are presented to the pre-driver 1 - 15 which amplifies the signal as well as perform impedance matching before being coupled to the input of the final power amplifier 1 - 16 .
  • the output of the power amplifier 1 - 16 is coupled to a bonding pad 1 - 17 which can be wired or solder bumped to an antenna.
  • a test structure of a pattern ground 1 - 18 b, the bonding pad 1 - 17 and a ground 1 - 18 a is illustrated. Although one skilled in the arts can couple the output of the power amplifier to an antenna using other bonding pad configurations.
  • FIG. 2A illustrates a more detailed view of the Gilbert mixer 1 - 4 and the frequency adjust circuit 1 - 19 presented in FIG. 1 .
  • the V i and V i signals from the i-baseband path are applied to the differential voltage to current converter 2 - 21 consisting of the NMOS transistors M 12 2 - 24 and M 13 2 - 25 .
  • the drains of M 12 and M 13 are connected together to power supply VSS, one of the gates receives one of the baseband signal while the other receives the inverse.
  • the drains are the two outputs of the differential voltage to current converter 2 - 21 are coupled to nodes 2 - 1 and 2 - 2 .
  • the generated current flows through the nodes 2 - 1 and 2 - 2 into the switch 2 - 20 b.
  • the differential switch 2 - 20 b comprises a plurality of transistors and each gate is driven by full rail to rail voltages output by one of the differential in-phase oscillator signals loi and loi . Because of the full rail to rail voltages driving the gates of M 1 -M 4 , these NMOS transistors behave as switches.
  • the sources of the plurality of transistor (M 1 -M 4 ) are coupled to one of the two nodes 2 - 1 and 2 - 2 .
  • the drains of the plurality of transistor are coupled to one of the two nodes 2 - 27 and 2 - 28 which are coupled to the differential outputs out 1 - 14 a and out 1 - 14 b.
  • the switched currents flow through the interconnects 2 - 7 to 2 - 10 that are coupled to the two nodes 2 - 27 and 2 - 28 .
  • the quadrature voltage V q and the inverse voltage V q signals from the q-baseband path are applied to the differential voltage to current converter 2 - 23 consisting of NMOS transistors M 14 and M 15 .
  • the structure or connectivity of the differential voltage to current converter 2 - 23 is substantially equivalent to the differential voltage to current converter 2 - 21 .
  • the generated current flows through the nodes 2 - 3 and 2 - 4 into the differential switch 2 - 20 a.
  • the differential switch 2 - 20 a is driven by full rail to rail voltages output by the differential quadrature oscillator signals loq at its inverse loq . Because of the full rail to rail voltages driving the gates of M 5 -M 8 , these MOS transistors behave as switches.
  • the sources of the plurality of transistor (M 5 -M 8 ) are coupled to one of the two nodes 2 - 3 and 2 - 4 .
  • the drains of the plurality of transistor are coupled to one of the two nodes 2 - 27 and 2 - 28 which are also the differential outputs out 1 - 14 a and out 1 - 14 b.
  • the switched currents flow through the interconnects 2 - 13 to 2 - 16 that are coupled to the two nodes 2 - 27 and 2 - 28 and add to the switched currents flow through the interconnects 2 - 7 to 2 - 10 .
  • the structure or connectivity of the differential switch 2 - 20 a is substantially equivalent to the differential switch 2 - 20 b.
  • the switched current in nodes 2 - 27 and 2 - 28 are applied to the differential current to voltage converter 2 - 19 to generate the voltages out 1 - 14 a and out 1 - 14 b.
  • the differential current to voltage converter 2 - 19 comprises loads that can be a combination of resistive, inductive or capacitive loads or any combination therein as one skilled in the arts realizes.
  • the load can be a separate or a differential load.
  • the impedances R L 2 - 17 and R L 2 - 18 can be coupled to a tank circuit acting as a differential load that is loading the Gilbert mixer.
  • This tank circuit has a resonant frequency that is matched to the frequency of the operation of the switched current output of the Gilbert mixer.
  • the load is coupled to VDD at one end, while the other end is coupled to the nodes 2 - 27 and 2 - 28 .
  • a differential capacitance adjustment circuit 2 - 22 comprising the nodes 2 - 11 and 2 - 12 which couples through the coupling capacitor C 1 and C 2 to a three transistor configuration.
  • the three transistor configuration consists of M 10 and M 11 coupled between a first plate of C 1 and C 2 and ground while a third transistor M 9 coupling the first plates of capacitors C 1 and C 2 together.
  • a variable voltage is applied to the gate (adj) to the N-channels in M 9 , M M 10 and M 11 , the value of the differential capacitance between the nodes 2 - 11 and 2 - 12 can be adjusted which in turn adjusts the resonant frequency of the tank circuit.
  • a single Gilbert mixer (with load) is illustrated inside of the dotted boxes: voltage to the current converter 2 - 21 comprising the NMOS transistors M 12 2 - 24 and M 13 2 - 25 , the differential switch 2 - 20 b comprising the NMOS transistors M 1 -M 4 and the load or differential current to voltage converter 2 - 19 .
  • a second Gilbert mixer (sharing the previous load) is illustrated inside of the dotted boxes: voltage to the current converter 2 - 23 , the differential switch 2 - 20 a and the load or differential current to voltage converter 2 - 19 . Their outputs are coupled together at nodes 2 - 27 and 2 - 28 .
  • FIG. 2B illustrates the small signal model of the Gilbert mixer presented inside the dotted boxes 2 - 21 , 2 - 20 b and 2 - 19 of FIG. 2A .
  • the model of the NMOS transistor M 12 2 - 24 includes the gate to source voltage V gs1 , the g m voltage controlled current source g m V gs1 and the R 0 impedance across the current source. This model will be used when the inventive cross coupled negative g m transistor circuit is presented.
  • the differential voltage to current converters M 12 and M 13 are illustrated within the dotted boxes 2 - 24 and 2 - 25 , respectively.
  • the switches in 2 - 20 b are assumed ideal and therefore do not influence the circuit model illustrated in FIG. 2B and are replaced by a short.
  • the differential current to voltage converters are the loads in 2 - 19 can be resistive, capacitive or inductive or any combination therein.
  • a differential signal is applied to the voltage to current conversion 2 - 21 of the Gilbert mixer.
  • the input to the Gilbert mixer is segregated into a common voltage V ic which is coupled to the difference voltages each having an opposite polarity from one another.
  • the difference voltages comprise and ⁇ V id /2.
  • the voltage V id /2 is applied to the gate of transistor 2 - 24 while the voltage ⁇ V id /2 is applied to the gate of transistor 2 - 25 . Since the common voltage V ic is applied to both sides of the differential circuit, the comment mode voltage will cancel.
  • the difference mixer differential voltage to current converter 2 - 21 amplifies the difference voltage of V id /2 being applied to the gate of the transistor 2 - 24 of the small signal model against ⁇ V id /2 being applied to the gate of the transistor 2 - 25 of the small signal model.
  • the Gilbert mixer for the in-phase signals comprises the differential voltage to current converter 3 - 1 coupled to the differential switch 2 - 20 b which is coupled to the load 2 - 19 .
  • the Gilbert mixer for the quadrature phase signals comprises the differential voltage to current converter 3 - 2 coupled to the differential switch 2 - 20 a which is also coupled to the load 2 - 19 .
  • These components also form a single Gilbert mixer with the inventive cross coupled NMOS transistors providing a negative g m transistor circuit, although the complete circuit in FIG. 3A illustrates two Gilbert mixers coupled together.
  • a capacitive adjust circuit 2 - 22 varies the capacitance loading the nodes out and out .
  • the cross coupled transistors shown within the differential voltage to current converter 3 - 1 of the in-phase Gilbert mixer are M 16 and M 17 .
  • the source and drain of M 16 is connected to the source and drain of an M 12 , respectively, while the source and drain of M 17 is connected to the source and drain of an M 13 , respectively.
  • the gate of M 16 is coupled to node 2 - 2 while the gate of M 17 is coupled to 2 - 1 generating the cross coupled structure of the transistors M 16 and M 17 to provide a negative g m to the voltage to current conversion portion 3 - 1 of the in-phase Gilbert mixer illustrated in FIG. 3A .
  • the second cross coupled circuit is illustrated within the differential voltage to current converter 3 - 2 of the quadrature Gilbert mixer as M 18 and M 19 .
  • the source and drain of M 18 is connected to the source and drain of an M 14 , respectively, while the source and drain of M 19 is connected to the source and drain of an M 15 , respectively.
  • the gate of M 18 is coupled to node 2 - 4 while the gate of M 19 is coupled to 2 - 3 generating the cross coupled structure of the transistors M 18 and M 19 to provide a negative g m to the voltage to current conversion portion 3 - 2 of the quadrature Gilbert mixer illustrated in FIG. 3A .
  • the small signal model of the Gilbert mixer comprising with the inventive cross coupled NMOS transistors providing a negative g m transistor circuit of the voltage to current conversion portion 3 - 1 , the differential switch 2 - 20 b and the load 2 - 19 is presented in FIG. 3B .
  • a comparison with FIG. 2B depicts two new blocks representing the transistors M 16 and M 17 .
  • the first cross coupled transistor M 16 introduces the current sources g m out and a corresponding R 0 .
  • the second cross coupled transistor M 17 introduces the current sources g m out and a corresponding R 0 .
  • FIG. 4A illustrates the Gilbert mixers with the inventive cross coupled PMOS transistors providing a negative g m transistor circuit applied to the differential voltage to current conversion portion of the mixer. All transistors are in this circuit of conductivity NMOS, except for transistors M 20 , M 21 , M 22 and M 23 which are of conductivity PMOS, are identical to the previously presented Gilbert mixer illustrated in FIG. 2A .
  • the connectivity of the cross coupled PMOS transistors are illustrate as M 20 cross coupled to M 21 and M 22 cross coupled to M 23 . These transistors have the same conductivity PMOS transistors.
  • the outputs 2 - 1 and 2 - 2 of P-channel cross coupled circuit 4 - 1 are coupled to the nodes 2 - 1 and 2 - 2 of the voltage to the current converter 2 - 21 .
  • the outputs 2 - 3 and 2 - 4 of P-channel cross coupled circuit 4 - 2 are coupled to the nodes 2 - 3 and 2 - 4 of the voltage to the current converter 2 - 23 .
  • the cross coupled P-channel transistors are sourced by current source M 26 with a reference current I R while the current is mirrored by M 25 and M 24 . These current source and mirror can be eliminated if required and the sources of M 20 , M 21 , M 22 and M 23 can be connected to VDD.
  • the Gilbert mixer for the in-phase signals comprises the differential voltage to current converter 2 - 21 coupled to the differential switch 2 - 20 b which is coupled to the load 2 - 19 .
  • the Gilbert mixer for the quadrature phase signals comprises the differential voltage to current converter 2 - 23 coupled to the differential switch 2 - 20 a which is also coupled to the load 2 - 19 .
  • These components also form a single Gilbert mixer with the inventive cross coupled PMOS transistors providing a negative g m transistor circuit, although the complete circuit in FIG. 4A illustrates two Gilbert mixers coupled together.
  • a capacitive adjust circuit 2 - 22 varies the capacitance loading the nodes out and out .
  • P-channels can be interchanged with N-channels, VDD interchanges with VSS, voltages measured with respect to the other power supply, the position of current sources moved to the other power supply, etc.
  • the semiconductor die can include silicon, germanium, SI graphite, GaAs, SIO, etc.
  • CMOS or SOI Silicon on Insulator
  • N-MOS N-channel
  • P-MOS P-channel
  • a network and a portable system can exchange information wirelessly by using communication techniques such as Time Division Multiple Access (TDMA), Frequency Division Multiple Access (FDMA), Code Division Multiple Access (CDMA), Orthogonal Frequency Division Multiplexing (OFDM), Ultra Wide Band (UWB), Wi-Fi, WiGig, Bluetooth, etc.
  • the network can comprise the phone network, IP (Internet protocol) network, Local Area Network (LAN), ad hoc networks, local routers and even other portable systems.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Amplifiers (AREA)

Abstract

A cross coupled NMOS transistors providing a negative gm transistor feedback allows a mixer to saturate at a reduced input signal swing voltage when compared to a conventional mixer allowing the mixer to enter into the current mode operation at a reduced signal input voltage range. The linearity of the baseband signal path can be traded against the mixer gain and is improved if the signal swing in the baseband signal path is reduced. The input mixer transistors operate in the saturated mode at a reduced input signal swing voltage causing the power efficiency of the system to increase since the transmit chain operates at a class-D power efficient. Efficiency is very important in mobile applications to save and extend the battery power of a mobile phone providing a better utilization of the available power since most of that power is supplied to the energy of the outgoing modulated signal.

Description

  • The present application is related to the co-filed U.S. application Ser. No. ______ entitled “______” filed on Mar. 8, 2013, which is assigned to the same assignee as the present application and incorporated herein by reference in its entirety.
  • BACKGROUND OF THE INVENTION
  • The Federal Communications Commission (FCC) has allotted a spectrum of bandwidth in the 60 GHz frequency range (57 to 64 GHz). The Wireless Gigabit Alliance (WiGig) targets the standardization of this frequency band that will support data transmission rates up to 7 Gbps. Integrated circuits, formed in semiconductor die, offer high frequency operation in this millimeter wavelength range of frequencies. Some of these integrated circuits utilize Complementary Metal Oxide Semiconductor (CMOS), Silicon-Germanium (SiGe) or GaAs (Gallium Arsenide) technology to form the dice in these designs.
  • CMOS (Complementary Metal Oxide Semiconductor) is the primary technology used to construct integrated circuits. N-channel transistors and P-channel transistors (MOS transistor) are used in this technology which uses fine line technology to consistently reduce the channel length of the MOS transistors. Current channel length examples are 40 nm, the power supply of VDD equals 1.2V and the number of layers of metal levels can be 8 or more. This technology scales and can achieve operation in the 60 GHz range.
  • Transceivers for the 60 GHz system have been formed in CMOS and comprise at least one transmitter and at least one receiver which are used to interface to other transceivers in a communication system. The transceivers receive or transmit electrical signals into the LNA or the power amplifier, respectively. These electrical signals are generated by or provided to an antenna. The antenna is a transducer that converts incoming electromagnetic energy from free space into electrical signals on the receive side of the transceiver or converts electrical signals into electromagnetic energy for transfer into free space.
  • The transmitter needs to provide a signal to the antenna consisting of a 60 GHz carrier frequency range. The Gilbert mixer plays a fundamental role in up-converting a baseband signal to this carrier frequency range. Binary Phase Shift Keying (BPSK) is the modulation scheme used to carry the baseband at the 60 GHz carrier frequency range. The Gilbert mixer also plays a fundamental role in down-converting a Radio Frequency (RF) signal to baseband.
  • The Gilbert mixer mixes a local oscillator signal at a given frequency with a baseband signal. The oscillator signal typically has a full rail to rail voltage swing and can be viewed as a “square wave” applied to the gates of the transistors in the Gilbert mixer. These gates then act like switches that become enabled and disabled in sequential order. The reduced swing from the baseband, however, has only a limited swing of 300 mV and must be of sufficient magnitude to place the drive the gates of the driven transistors into saturation.
  • One type of transistor used in the Gilbert mixer is an N-Metal Oxide Semiconductor (NMOS) transistors, although these gates can also be P-Metal Oxide Semiconductor (PMOS) Transistors. Both of these types of transistors are used in the Complementary Metal Oxide Semiconductor (CMOS) technology. In addition, any technology of transistors can be used for the Gilbert mixer; bipolar, hetro-junction, etc.
  • BRIEF SUMMARY OF THE INVENTION
  • In accordance with one aspect of the invention, the inventive cross-coupled negative gm feedback technique allows the Gilbert mixer to saturate at a reduced input signal swing voltage (150 mV) when compared to a conventional Gilbert mixer (300 mV). The inventive cross coupled NMOS transistors providing a negative gm transistor feedback technique allows the innovative Gilbert mixer to enter into the current mode operation at a reduced signal input voltage range. The linearity of the baseband signal path can be traded against the Gilbert mixer gain. The linearity of the baseband signal path improves if the signal swing in the baseband signal path is reduced. In addition, since the input mixer transistors operate in the saturated mode at a reduced input signal swing voltage, the power efficiency of the system to increases.
  • Another illustrative embodiment of the inventive cross coupled NMOS transistors providing a negative gm transistor feedback technique is to drive the transmit chain with a higher gain. Typically, the efficiency of the transmit chain is very important in mobile applications to save battery power and extend the time or usage of the mobile phone. The transmit chain operates in the non-linear mode allowing the transmit chain to reach the highest class-D power efficient. A higher efficiency transmit chain provides a better utilization of the available power since most of that power is supplied to the energy of the outgoing electromagnetic waveform that is carrying the modulated signal.
  • In another illustrative embodiment of the inventive technique, the linearity in the transmit chain is not important for the two constellation BPSK modulation since the modulated signal is easy to recover because of the 180° separation between a 1 (on mode) and a 0 (off mode). Thus, the transmit chain operates in the non-linear mode and there is no need to back down on the input power applied to the front end of the transmit chain. The inventive cross coupled NMOS transistors providing a negative gm transistor feedback technique mixer that generates a 60 GHz signal where the 2nd and 3rd harmonics are 120 GHz and 180 GHz, respectively. The transmit chain comprising of tank circuits and the antenna are naturally occurring bandpass filters and have a bandwidth limited region based around 60 GHz.
  • Another illustrative embodiment of the inventive technique comprises the inventive cross coupled NMOS transistors providing a negative gm transistor feedback technique mixer where the differential cross coupled transistor circuit provides the feedback and increases the overall gm of the Gilbert mixer. This very special feature of the inventive technique prevents the saturation of the input chain of the baseband while still allowing better linearity and power efficiency.
  • A Gilbert mixer apparatus comprising a first differential switch that couples a first differential voltage to current converter to a differential current to voltage converter and the first differential voltage to current converter further comprising a cross coupled same conductivity MOS transistor circuit. The apparatus further comprising a differential capacitance adjustment circuit coupled to the first differential current to voltage converter where a differential capacitance can be adjusted by a variable voltage. The apparatus further comprising a second differential voltage to current converter. The apparatus further comprising a second differential switch that couples the second differential voltage to current converter to the differential current to voltage converter. The apparatus wherein the cross coupled same conductivity MOS transistor circuit increases the gain of the first differential voltage to current converter, wherein the first differential current to voltage converter is a differential load and wherein the first differential load can be formed from a resistive, an inductive or a capacitive loads or any combination therein. The apparatus further comprising a differential i-signal coupled to the first differential voltage to current converter, a differential q-signal coupled to the second differential voltage to current converter, a differential in-phase oscillation signal coupled to the first differential switch, a differential quadrature phase oscillation signal coupled to the second differential switch and the first and second differential switch are coupled to a differential current to voltage converter, whereby the differential i-signal and the differential q-signal are converted to the frequency of the oscillation signal.
  • A Gilbert mixer apparatus comprising a first differential voltage to current converter, a first differential current to voltage converter, a first differential switch that couples the first differential voltage to current converter to the first differential current to voltage converter and the first differential voltage to current converter further comprises a cross coupled same conductivity MOS transistor circuit. The apparatus further comprising a differential capacitance adjustment circuit coupled to the first differential current to voltage converter where a differential capacitance can be adjusted by a variable voltage, further comprising a second differential voltage to current converter and further comprising a second differential switch that couples the second differential voltage to current converter to the differential current to voltage converter. The apparatus wherein the cross coupled same conductivity MOS transistor circuit increases the gain of the first differential voltage to current converter, wherein the first differential current to voltage converter is a differential load and wherein the first differential load can be formed from a resistive, an inductive or a capacitive loads or any combination therein.
  • A method of up-converting a differential in-phase and differential quadrature signal to a frequency of an oscillator signal comprising the steps of providing the differential in-phase baseband signal to a first differential voltage to current converter with a first cross coupled same conductivity MOS transistor circuit, providing the differential quadrature baseband signal to a second differential voltage to current converter with a second cross coupled same conductivity MOS transistor circuit, coupling the first differential voltage to current converter to a differential current to voltage converter using a first differential switch, coupling the second differential voltage to current converter to the differential current to voltage converter using a second differential switch, providing a differential in-phase oscillator signal to the first differential switch and providing a differential quadrature oscillator signal to the second differential switch, thereby up-converting the differential in-phase and differential quadrature signal to the frequency of the oscillator signal. The method further comprising the steps of adjusting the frequency of the up-converted differential signal with a differential capacitance adjustment circuit. The method further comprising the steps of applying an adjustment voltage to the differential capacitance adjustment circuit to vary the capacitance. The method whereby the first cross coupled same conductivity MOS transistor circuit reduces the saturation voltage of the first differential voltage to current converter and the second cross coupled same conductivity MOS transistor circuit reduces the saturation voltage of the second differential voltage to current converter. The method further comprising the steps of coupling the up-converted differential signal to a power amplifier stage, wherein the power amplifier stage provides a higher efficiency and improved power usage.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • Please note that the drawings shown in this specification may not necessarily be drawn to scale and the relative dimensions of various elements in the diagrams are depicted schematically. The inventions presented here may be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In other instances, well-known structures and functions have not been shown or described in detail to avoid unnecessarily obscuring the description of the embodiment of the invention. Like numbers refer to like elements in the diagrams.
  • FIG. 1 depicts an I and Q up-converted transmit path.
  • FIG. 2A shows an I and Q Gilbert mixer that combines the current results together.
  • FIG. 2B presents a small signal model of one of the Gilbert mixers in FIG. 2A.
  • FIG. 3A illustrates the innovative NMOS negative gm differential cross coupled I and Q Gilbert mixer in accordance with the present invention.
  • FIG. 3B shows a small signal model of one of the Gilbert mixers in FIG. 3A in accordance with the present invention.
  • FIG. 3C illustrates a simplified version of the model presented in FIG. 3B in accordance with the present invention.
  • FIG. 4 illustrates the innovative PMOS negative gm differential cross coupled I and Q Gilbert mixer in accordance with the present invention.
  • DETAILED DESCRIPTION OF THE INVENTION
  • This invention has been incorporated into the transceiver design for a 60 GHz wireless system. The inventive apparatus is applicable to any high frequency system, for example, where the Gilbert mixer up-converters a baseband signal to an RF signal. The Gilbert mixer can also be used in the down-conversion of an RF signal to convert the signal from a Low Noise Amplifier (LNA) to baseband for further processing.
  • FIG. 1 illustrates an up-conversion communication signal path. There are two baseband signal paths; the i-baseband path 1-1 and the q-baseband path 1-2. The quadrature and in-phase input signal to both of these baseband paths are applied at 1-8 a and 1-8 b, respectively, which are then applied to the digital to analog converter (DAC) 1-9 a and 1-9 b, respectively. Adjustable gain amplifiers 1-10 a and 1-10 b amplify and apply the output of the digital to analog converters to the low pass filters 1-11 a and 1-11 b. The output of the low pass filter 1-11 a generates a quadrature voltage Vq and an inverse quadrature voltage Vq as illustrated on the line 1-12 a. The output of the low pass filter 1-11 b generates the in-phase voltage Vi and an inverse in-phase voltage Vi as illustrated on the line 1-12 b.
  • An adjustable oscillator 1-6 generates a frequency at about 60 GHz and is illustrated in the dotted box 1-3. A differential in-phase oscillation signal loi and its inverse loi are generated on line 1-7 b while a differential quadrature oscillation signal loq at its inverse loq are generated on lines 1-7 a. The differential i-signal outputs 1-12 b of the i-baseband path 1-1, the differential q-signal outputs 1-12 a of the q-baseband path 1-2 and the oscillator 1-3 outputs 1-7 a and 1-7 b at a frequency of about 60 GHz are applied to the Gilbert mixer block 1-4. The output of the Gilbert mixer is coupled to a frequency adjust circuit 1-19 to adjust the frequency of the Gilbert mixer outputs out 1-14 a and out 1-14 b which is then coupled to the input of the power amplifier 1-5.
  • The differential i-signals 1-12 b from the i-baseband path 1-1 and the differential in-phase oscillator signals and its inverse 1-7 b are applied to the Gilbert mixer 1-13 b. The differential i-signals of output 1-12 b consist of Vi and Vi . The differential in-phase oscillator signals at a frequency about 60 GHz are called loi and loi. The output of the Gilbert mixer 1-13 b generates the signal out 1-14 b and the signal out 1-14 a. The differential q-signals 1-12 a from the q-baseband path 1-2 and the differential quadrature oscillator signal output and its inverse 1-7 a are applied to the Gilbert mixer 1-13 a. The differential q-signals 1-12 a consists of the quadrature voltage Vq and an inverse quadrature voltage Vq . The differential oscillator outputs 1-7 a are called signal loq at its inverse loq. The output of the Gilbert mixer 1-13 a generates the signal out 1-14 a and the signal out 1-14 b. The current signals of out 1-14 a and out 1-14 b from both mixers 1-13 b and 1-13 a are added together to generate the output signal out 1-14 b and the output signal out 1-14 a.
  • The frequency adjust circuit 1-19 consists of an adjustable capacitor CA. The adjustment of the capacitor occurs by applying a variable voltage to CA which changes the parameters of the capacitor presented to the output signals out 1-14 a and out 1-14 b of the Gilbert mixer 1-4. The variation of the capacitance value allows the frequency of the tank circuit coupled to the Gilbert mixer to be adjusted.
  • The differential output signals out 1-14 a and out 1-14 b are applied to the power amplifier 1-5. Inside the power amplifier 1-5, these two signals are presented to the pre-driver 1-15 which amplifies the signal as well as perform impedance matching before being coupled to the input of the final power amplifier 1-16. The output of the power amplifier 1-16 is coupled to a bonding pad 1-17 which can be wired or solder bumped to an antenna. In this particular case, a test structure of a pattern ground 1-18 b, the bonding pad 1-17 and a ground 1-18 a is illustrated. Although one skilled in the arts can couple the output of the power amplifier to an antenna using other bonding pad configurations.
  • FIG. 2A illustrates a more detailed view of the Gilbert mixer 1-4 and the frequency adjust circuit 1-19 presented in FIG. 1, The Vi and Vi signals from the i-baseband path are applied to the differential voltage to current converter 2-21 consisting of the NMOS transistors M12 2-24 and M13 2-25. The drains of M12 and M13 are connected together to power supply VSS, one of the gates receives one of the baseband signal while the other receives the inverse. The drains are the two outputs of the differential voltage to current converter 2-21 are coupled to nodes 2-1 and 2-2.
  • The generated current flows through the nodes 2-1 and 2-2 into the switch 2-20 b. The differential switch 2-20 b comprises a plurality of transistors and each gate is driven by full rail to rail voltages output by one of the differential in-phase oscillator signals loi and loi. Because of the full rail to rail voltages driving the gates of M1-M4, these NMOS transistors behave as switches. The sources of the plurality of transistor (M1-M4) are coupled to one of the two nodes 2-1 and 2-2. The drains of the plurality of transistor are coupled to one of the two nodes 2-27 and 2-28 which are coupled to the differential outputs out 1-14 a and out 1-14 b. The switched currents flow through the interconnects 2-7 to 2-10 that are coupled to the two nodes 2-27 and 2-28.
  • The quadrature voltage Vq and the inverse voltage Vq signals from the q-baseband path are applied to the differential voltage to current converter 2-23 consisting of NMOS transistors M14 and M15. Note that the structure or connectivity of the differential voltage to current converter 2-23 is substantially equivalent to the differential voltage to current converter 2-21. The generated current flows through the nodes 2-3 and 2-4 into the differential switch 2-20 a.
  • The differential switch 2-20 a is driven by full rail to rail voltages output by the differential quadrature oscillator signals loq at its inverse loq. Because of the full rail to rail voltages driving the gates of M5-M8, these MOS transistors behave as switches. The sources of the plurality of transistor (M5-M8) are coupled to one of the two nodes 2-3 and 2-4. The drains of the plurality of transistor are coupled to one of the two nodes 2-27 and 2-28 which are also the differential outputs out 1-14 a and out 1-14 b. The switched currents flow through the interconnects 2-13 to 2-16 that are coupled to the two nodes 2-27 and 2-28 and add to the switched currents flow through the interconnects 2-7 to 2-10. Note that the structure or connectivity of the differential switch 2-20 a is substantially equivalent to the differential switch 2-20 b.
  • The current generated according to the switching sequence being applied to the gates of M1-M4 in interconnects 2-7, 2-9, 2-13 and 2-15 flows into node 2-27. The current generated according to the switching sequence being applied to the gates of M5-M8 in interconnects 2-8, 2-10, 2-14 and 2-16 flows into node 2-28. The switched current in nodes 2-27 and 2-28 are applied to the differential current to voltage converter 2-19 to generate the voltages out 1-14 a and out 1-14 b.
  • The differential current to voltage converter 2-19 comprises loads that can be a combination of resistive, inductive or capacitive loads or any combination therein as one skilled in the arts realizes. The load can be a separate or a differential load. For example, the impedances RL 2-17 and RL 2-18 can be coupled to a tank circuit acting as a differential load that is loading the Gilbert mixer. This tank circuit has a resonant frequency that is matched to the frequency of the operation of the switched current output of the Gilbert mixer. The load is coupled to VDD at one end, while the other end is coupled to the nodes 2-27 and 2-28.
  • In the case of the load being a tank circuit, a differential capacitance adjustment circuit 2-22 comprising the nodes 2-11 and 2-12 which couples through the coupling capacitor C1 and C2 to a three transistor configuration. The three transistor configuration consists of M10 and M11 coupled between a first plate of C1 and C2 and ground while a third transistor M9 coupling the first plates of capacitors C1 and C2 together. A variable voltage is applied to the gate (adj) to the N-channels in M9, M M10 and M11, the value of the differential capacitance between the nodes 2-11 and 2-12 can be adjusted which in turn adjusts the resonant frequency of the tank circuit.
  • Note in FIG. 2A that a single Gilbert mixer (with load) is illustrated inside of the dotted boxes: voltage to the current converter 2-21 comprising the NMOS transistors M12 2-24 and M13 2-25, the differential switch 2-20 b comprising the NMOS transistors M1-M4 and the load or differential current to voltage converter 2-19. A second Gilbert mixer (sharing the previous load) is illustrated inside of the dotted boxes: voltage to the current converter 2-23, the differential switch 2-20 a and the load or differential current to voltage converter 2-19. Their outputs are coupled together at nodes 2-27 and 2-28.
  • FIG. 2B illustrates the small signal model of the Gilbert mixer presented inside the dotted boxes 2-21, 2-20 b and 2-19 of FIG. 2A. The model of the NMOS transistor M12 2-24 includes the gate to source voltage Vgs1, the gm voltage controlled current source gmVgs1 and the R0 impedance across the current source. This model will be used when the inventive cross coupled negative gm transistor circuit is presented. The differential voltage to current converters M12 and M13 are illustrated within the dotted boxes 2-24 and 2-25, respectively. The switches in 2-20 b are assumed ideal and therefore do not influence the circuit model illustrated in FIG. 2B and are replaced by a short. The differential current to voltage converters are the loads in 2-19 can be resistive, capacitive or inductive or any combination therein. A differential signal is applied to the voltage to current conversion 2-21 of the Gilbert mixer. In the small signal model, the input to the Gilbert mixer is segregated into a common voltage Vic which is coupled to the difference voltages each having an opposite polarity from one another. The difference voltages comprise and −Vid/2. The voltage Vid/2 is applied to the gate of transistor 2-24 while the voltage −Vid/2 is applied to the gate of transistor 2-25. Since the common voltage Vic is applied to both sides of the differential circuit, the comment mode voltage will cancel. However, the difference mixer differential voltage to current converter 2-21 amplifies the difference voltage of Vid/2 being applied to the gate of the transistor 2-24 of the small signal model against −Vid/2 being applied to the gate of the transistor 2-25 of the small signal model.
  • FIG. 3A illustrates the Gilbert mixers with the inventive cross coupled NMOS transistors providing a negative gm transistor circuit to the differential voltage to current conversion portion of the mixer. All transistors in this circuit except for transistors M16, M17, M18 and M19 are identical to the previously presented Gilbert mixer illustrated in FIG. 2A. M16, M17, M18 and M19 are formed of the same conductivity MOS transistors. Typically, the dimensions of the transistors M12=M13 and M16=M17 to keep the controlled current sources in both paths of the differential voltage to current conversion circuit equivalent. In this particular case, they have the conductivity of NMOS transistors. The Gilbert mixer for the in-phase signals comprises the differential voltage to current converter 3-1 coupled to the differential switch 2-20 b which is coupled to the load 2-19. The Gilbert mixer for the quadrature phase signals comprises the differential voltage to current converter 3-2 coupled to the differential switch 2-20 a which is also coupled to the load 2-19. These components also form a single Gilbert mixer with the inventive cross coupled NMOS transistors providing a negative gm transistor circuit, although the complete circuit in FIG. 3A illustrates two Gilbert mixers coupled together. A capacitive adjust circuit 2-22 varies the capacitance loading the nodes out and out.
  • The cross coupled transistors shown within the differential voltage to current converter 3-1 of the in-phase Gilbert mixer are M16 and M17. The source and drain of M16 is connected to the source and drain of an M12, respectively, while the source and drain of M17 is connected to the source and drain of an M13, respectively. The gate of M16 is coupled to node 2-2 while the gate of M17 is coupled to 2-1 generating the cross coupled structure of the transistors M16 and M17 to provide a negative gm to the voltage to current conversion portion 3-1 of the in-phase Gilbert mixer illustrated in FIG. 3A.
  • The second cross coupled circuit is illustrated within the differential voltage to current converter 3-2 of the quadrature Gilbert mixer as M18 and M19. The source and drain of M18 is connected to the source and drain of an M14, respectively, while the source and drain of M19 is connected to the source and drain of an M15, respectively. Typically, the dimensions of the transistors M14=M15 and M18=M19. The gate of M18 is coupled to node 2-4 while the gate of M19 is coupled to 2-3 generating the cross coupled structure of the transistors M18 and M19 to provide a negative gm to the voltage to current conversion portion 3-2 of the quadrature Gilbert mixer illustrated in FIG. 3A.
  • The small signal model of the Gilbert mixer comprising with the inventive cross coupled NMOS transistors providing a negative gm transistor circuit of the voltage to current conversion portion 3-1, the differential switch 2-20 b and the load 2-19 is presented in FIG. 3B. A comparison with FIG. 2B depicts two new blocks representing the transistors M16 and M17. The first cross coupled transistor M16 introduces the current sources gm out and a corresponding R0. The second cross coupled transistor M17 introduces the current sources gm out and a corresponding R0. These new elements are added to the small signal model that was presented in FIG. 28. By simple manipulation and simplification, the equivalent circuit is presented in FIG. 3C which indicates the differential nature of the voltage to current conversion portion of the Gilbert mixer as well as providing the value of the two equivalent current sources. The voltage controlled current source for the combined transistors M12 and M16 is:

  • [(V id/(2)][g m1/(1−g m2 R L)]  EQU. 1
  • while the voltage controlled current source for the combined transistors M13 and M17 is:

  • −[(V id/(2)][g m1/(1−g m2 R L)]  EQU. 2
  • If gm2RL=0.75 in EQU.1, [gm1/(1−gm2RL)]=[gm1/(1−0.25)]=4gm1 then the gain is increased 4 times. If gm2RL=1.0 in EQU. 1, [gm1/(1−gm2RL)]=[gm1/0]=∞ then the positive feedback causes the gain to be latched up.
  • FIG. 4A illustrates the Gilbert mixers with the inventive cross coupled PMOS transistors providing a negative gm transistor circuit applied to the differential voltage to current conversion portion of the mixer. All transistors are in this circuit of conductivity NMOS, except for transistors M20, M21, M22 and M23 which are of conductivity PMOS, are identical to the previously presented Gilbert mixer illustrated in FIG. 2A. The connectivity of the cross coupled PMOS transistors are illustrate as M20 cross coupled to M21 and M22 cross coupled to M23. These transistors have the same conductivity PMOS transistors. The outputs 2-1 and 2-2 of P-channel cross coupled circuit 4-1 are coupled to the nodes 2-1 and 2-2 of the voltage to the current converter 2-21. The outputs 2-3 and 2-4 of P-channel cross coupled circuit 4-2 are coupled to the nodes 2-3 and 2-4 of the voltage to the current converter 2-23. The cross coupled P-channel transistors are sourced by current source M26 with a reference current IR while the current is mirrored by M25 and M24. These current source and mirror can be eliminated if required and the sources of M20, M21, M22 and M23 can be connected to VDD. The Gilbert mixer for the in-phase signals comprises the differential voltage to current converter 2-21 coupled to the differential switch 2-20 b which is coupled to the load 2-19. The Gilbert mixer for the quadrature phase signals comprises the differential voltage to current converter 2-23 coupled to the differential switch 2-20 a which is also coupled to the load 2-19. These components also form a single Gilbert mixer with the inventive cross coupled PMOS transistors providing a negative gm transistor circuit, although the complete circuit in FIG. 4A illustrates two Gilbert mixers coupled together. A capacitive adjust circuit 2-22 varies the capacitance loading the nodes out and out.
  • Finally, it is understood that the above descriptions are only illustrative of the principle of the current invention. Various alterations, improvements, and modifications will occur and are intended to be suggested hereby, and are within the spirit and scope of the invention. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that the disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the arts. It is understood that the various embodiments of the invention, although different, are not mutually exclusive. In accordance with these principles, those skilled in the art may devise numerous modifications without departing from the spirit and scope of the invention. For example, P-channels can be interchanged with N-channels, VDD interchanges with VSS, voltages measured with respect to the other power supply, the position of current sources moved to the other power supply, etc. The semiconductor die can include silicon, germanium, SI graphite, GaAs, SIO, etc. Although the circuits were described using CMOS, the same circuit techniques can be applied to depletion mode transistors and BJT or bipolar circuits, since this technology allows the formation of current sources and source followers. When a transistor is specified, the transistor can be a transistor such as an N-MOS or P-MOS. The CMOS or SOI (Silicon on Insulator) technology provides two enhancement mode channel types: N-MOS (N-channel) and P-MOS (P-channel) transistors or transistors. In addition, a network and a portable system can exchange information wirelessly by using communication techniques such as Time Division Multiple Access (TDMA), Frequency Division Multiple Access (FDMA), Code Division Multiple Access (CDMA), Orthogonal Frequency Division Multiplexing (OFDM), Ultra Wide Band (UWB), Wi-Fi, WiGig, Bluetooth, etc. The network can comprise the phone network, IP (Internet protocol) network, Local Area Network (LAN), ad hoc networks, local routers and even other portable systems.

Claims (20)

What is claimed is:
1. A Gilbert mixer apparatus comprising:
a first differential switch that couples a first differential voltage to current converter to a differential current to voltage converter; and
the first differential voltage to current converter comprising:
a cross coupled same conductivity MOS transistor circuit containing:
a first and second MOS device coupled between a first and second node;
a third and fourth MOS device coupled between a third and the first node;
a gate of the second MOS device connected to the third node; and
a gate of the fourth MOS device connected to the second node.
2. The apparatus of claim 1, further comprising:
a differential capacitance adjustment circuit coupled to the first differential current to voltage converter where a differential capacitance can be adjusted by a variable voltage.
3. The apparatus of claim 2, further comprising:
a second differential voltage to current converter.
4. The apparatus of claim 3, further comprising:
a second differential switch that couples the second differential voltage to current converter to the differential current to voltage converter.
5. The apparatus of claim 1, wherein
the cross coupled same conductivity MOS transistor circuit increases the gain of the first differential voltage to current converter.
6. The apparatus of claim 1, wherein
the first differential current to voltage converter is a differential load.
7. The apparatus of claim 1, wherein
the first differential load can be formed from a resistive, an inductive or a capacitive loads or any combination therein.
8. The apparatus of claim 4, further comprising:
a differential i-signal coupled to the first differential voltage to current converter;
a differential q-signal coupled to the second differential voltage to current converter;
a differential in-phase oscillation signal coupled to the first differential switch;
a differential quadrature phase oscillation signal coupled to the second differential switch; and
the first and second differential switch are coupled to a differential current to voltage converter, whereby
the differential i-signal and the differential q-signal are converted to the frequency of the oscillation signal.
9. A Gilbert mixer apparatus comprising:
a first differential voltage to current converter;
a first differential current to voltage converter;
a first differential switch that couples the first differential voltage to current converter to the first differential current to voltage converter; and
the first differential voltage to current converter further comprises:
a cross coupled same conductivity MOS transistor circuit containing:
a first and second MOS device coupled between a first and second node;
a third and fourth MOS device coupled between a third and the first node;
a gate of the second MOS device connected to the third node; and
a gate of the fourth MOS device connected to the second node.
10. The apparatus of claim 9, further comprising:
a differential capacitance adjustment circuit coupled to the first differential current to voltage converter where a differential capacitance can be adjusted by a variable voltage.
11. The apparatus of claim 10, further comprising:
a second differential voltage to current converter.
12. The apparatus of claim 11, further comprising:
a second differential switch that couples the second differential voltage to current converter to the differential current to voltage converter.
13. The apparatus of claim 9, wherein
the cross coupled same conductivity MOS transistor circuit increases the gain of the first differential voltage to current converter.
14. The apparatus of claim 9, wherein
the first differential current to voltage converter is a differential load.
15. The apparatus of claim 9, wherein
the first differential load can be formed from a resistive, an inductive or a capacitive loads or any combination therein.
16. A method of up-converting a differential in-phase and differential quadrature signal to a frequency of an oscillator signal comprising the steps of:
providing the differential in-phase baseband signal to a first differential voltage to current converter with a first cross coupled same conductivity MOS transistor circuit;
providing the differential quadrature baseband signal to a second differential voltage to current converter with a second cross coupled same conductivity MOS transistor circuit;
coupling the first differential voltage to current converter to a differential current to voltage converter using a first differential switch;
coupling the second differential voltage to current converter to the differential current to voltage converter using a second differential switch;
providing a differential in-phase oscillator signal to the first differential switch; and
providing a differential quadrature oscillator signal to the second differential switch, thereby up-converting the differential in-phase and differential quadrature signal to the frequency of the oscillator signal, wherein
the cross coupled same conductivity MOS transistor circuit increases the gain of each differential voltage to current converter.
17. The method of claim 16, further comprising the steps of:
adjusting the frequency of the up-converted differential signal with a differential capacitance adjustment circuit.
18. The method of claim 17, further comprising the steps of:
applying an adjustment voltage to the differential capacitance adjustment circuit to vary the capacitance.
19. The method of claim 16, whereby
the first cross coupled same conductivity MOS transistor circuit reduces the saturation voltage of the first differential voltage to current converter, and
the second cross coupled same conductivity MOS transistor circuit reduces the saturation voltage of the second differential voltage to current converter.
20. The method of claim 19, further comprising the steps of:
coupling the up-converted differential signal to a power amplifier stage; and
coupling the power amplifier stage to a bonding pad.
US13/789,681 2013-03-08 2013-03-08 Gilbert mixer with negative gm to increase NMOS mixer conversion Active US8836407B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/789,681 US8836407B1 (en) 2013-03-08 2013-03-08 Gilbert mixer with negative gm to increase NMOS mixer conversion

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US13/789,681 US8836407B1 (en) 2013-03-08 2013-03-08 Gilbert mixer with negative gm to increase NMOS mixer conversion

Publications (2)

Publication Number Publication Date
US20140253216A1 true US20140253216A1 (en) 2014-09-11
US8836407B1 US8836407B1 (en) 2014-09-16

Family

ID=51487121

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/789,681 Active US8836407B1 (en) 2013-03-08 2013-03-08 Gilbert mixer with negative gm to increase NMOS mixer conversion

Country Status (1)

Country Link
US (1) US8836407B1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150044979A1 (en) * 2013-08-09 2015-02-12 Broadcom Corporation Transmitter With Reduced Counter-Intermodulation
EP3675354A1 (en) * 2018-12-28 2020-07-01 Infineon Technologies AG Mixer device and methods for mixing a signal
CN118101392A (en) * 2024-04-26 2024-05-28 成都电科星拓科技有限公司 Method for reducing backward crosstalk in communication and backward synthesis circuit

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10778148B1 (en) 2019-12-13 2020-09-15 Raytheon Company Gain and sensitivity in a Gilbert switch stage

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7403758B2 (en) * 2005-10-04 2008-07-22 Freescale Semicondutor, Inc. Linearized and balanced mixer apparatus and signal mixing method

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150044979A1 (en) * 2013-08-09 2015-02-12 Broadcom Corporation Transmitter With Reduced Counter-Intermodulation
US9425835B2 (en) * 2013-08-09 2016-08-23 Broadcom Corporation Transmitter with reduced counter-intermodulation
EP3675354A1 (en) * 2018-12-28 2020-07-01 Infineon Technologies AG Mixer device and methods for mixing a signal
CN118101392A (en) * 2024-04-26 2024-05-28 成都电科星拓科技有限公司 Method for reducing backward crosstalk in communication and backward synthesis circuit

Also Published As

Publication number Publication date
US8836407B1 (en) 2014-09-16

Similar Documents

Publication Publication Date Title
US9991855B2 (en) Semiconductor device
TWI517558B (en) Complementary low noise transconductor with active single ended to differential signal conversion
EP2740213B1 (en) A high efficiency power amplifier
US8487695B2 (en) Differential source follower having 6dB gain with applications to WiGig baseband filters
US20140140455A1 (en) Saw-less receiver with rf frequency translated bpf
US20070287403A1 (en) Radio-Receiver Front-End and A Method For Frequency Converting An Input Signal
US20070087711A1 (en) Multiple band transceiver
US20210058102A1 (en) Device and method for upconverting signal in wireless communication system
US8884713B2 (en) Method and apparatus of cancelling inductor coupling
US8493127B1 (en) System and method for linearization of a mixer
Kim et al. Power-efficient CMOS cellular RF receivers for carrier aggregation according to RF front-end configuration
US8836407B1 (en) Gilbert mixer with negative gm to increase NMOS mixer conversion
Kumar et al. A 2.5-GHz CMOS full-duplex front-end for asymmetric data networks
EP1465334B1 (en) Passive Mixer
US20140235187A1 (en) Front-End System for a Radio Transmitter
US10771028B2 (en) Programmable gain amplifier apparatus and method
US9088308B2 (en) Frequency pulling reduction in wide-band direct conversion transmitters
KR102098944B1 (en) Generating local oscillator signals from a wireless sensor device
Gaspariano et al. CMOS upconversion mixer with filterless carrier feedthrough cancelation and output power tuning
KR100657009B1 (en) Ultra-wideband up-conversion mixer
KR20210024416A (en) Apparatus and method for up converting signals in wireless communication system
WO2004088835A1 (en) Passive mixer
WO2013043950A1 (en) A DIFFERENTIAL SOURCE FOLLOWER HAVING 6dB GAIN WITH APPLICATIONS TO WiGig BASEBAND FILTERS
WO2014025714A1 (en) Method and apparatus for a class-e load tuned beamforming 60 ghz transmitter

Legal Events

Date Code Title Description
AS Assignment

Owner name: TENSORCOM, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SOE, ZAW;THAM, KHONGMENG;REEL/FRAME:029947/0609

Effective date: 20130305

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
FEPP Fee payment procedure

Free format text: PAT HOLDER NO LONGER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: STOL); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551)

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8