US20140247092A1 - Wideband distributed amplifier with integral bypass - Google Patents
Wideband distributed amplifier with integral bypass Download PDFInfo
- Publication number
- US20140247092A1 US20140247092A1 US13/783,555 US201313783555A US2014247092A1 US 20140247092 A1 US20140247092 A1 US 20140247092A1 US 201313783555 A US201313783555 A US 201313783555A US 2014247092 A1 US2014247092 A1 US 2014247092A1
- Authority
- US
- United States
- Prior art keywords
- transmission line
- output
- input
- bypass
- amplifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005540 biological transmission Effects 0.000 claims abstract description 62
- 230000005669 field effect Effects 0.000 claims description 4
- 238000002955 isolation Methods 0.000 description 27
- 238000010586 diagram Methods 0.000 description 7
- 230000001965 increasing effect Effects 0.000 description 5
- 238000000034 method Methods 0.000 description 4
- 230000002238 attenuated effect Effects 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 230000003071 parasitic effect Effects 0.000 description 3
- 238000007792 addition Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 238000006731 degradation reaction Methods 0.000 description 2
- 230000005611 electricity Effects 0.000 description 2
- 230000001939 inductive effect Effects 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 230000009365 direct transmission Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- CNQCVBJFEGMYDW-UHFFFAOYSA-N lawrencium atom Chemical compound [Lr] CNQCVBJFEGMYDW-UHFFFAOYSA-N 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/189—High-frequency amplifiers, e.g. radio frequency amplifiers
- H03F3/19—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only
- H03F3/195—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only in integrated circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/72—Gated amplifiers, i.e. amplifiers which are rendered operative or inoperative by means of a control signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/60—Amplifiers in which coupling networks have distributed constants, e.g. with waveguide resonators
- H03F3/605—Distributed amplifiers
- H03F3/607—Distributed amplifiers using FET's
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/72—Indexing scheme relating to gated amplifiers, i.e. amplifiers which are rendered operative or inoperative by means of a control signal
- H03F2203/7236—Indexing scheme relating to gated amplifiers, i.e. amplifiers which are rendered operative or inoperative by means of a control signal the gated amplifier being switched on or off by putting into parallel or not, by choosing between amplifiers by (a ) switch(es)
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/72—Indexing scheme relating to gated amplifiers, i.e. amplifiers which are rendered operative or inoperative by means of a control signal
- H03F2203/7239—Indexing scheme relating to gated amplifiers, i.e. amplifiers which are rendered operative or inoperative by means of a control signal the gated amplifier being switched on or off by putting into parallel or not, by choosing between amplifiers and shunting lines by one or more switch(es)
Definitions
- the invention concerns gain control in wideband distributed amplifiers. More specifically, the invention relates to an integrated high isolation bypass circuit suitable for use in monolithic microwave integrated circuits.
- Wideband distributed amplifiers have seen substantial use in high bandwidth electronic communications.
- Distributed amplifiers are circuit designs that leverage the impedances of a transmission line coupled with the intrinsic impedances of active field effect transistor (FET) cells to obtain a larger gain bandwidth than is possible using conventional amplifiers.
- FET active field effect transistor
- the gain of the amplified signal is determined by the transconductance and bias point of a single active FET cell, but also has a linear dependence on the number of active FET cells in the distributed amplifier. In practical circuits, this is limited by parasitic reactances and resistances of the FET cells and attached circuitry.
- FIG. 2 is a diagram of an embodiment of a wideband distributed amplifier circuit with an integrated high isolation bypass.
- FIG. 4 is a diagram of an embodiment of an integrated bypass circuit
- FIG. 5 is a plot of the gain on an output signal of an embodiment of a distributed amplifier that is turned on.
- FIG. 6 is a plot of the gain on an output signal of an embodiment of a distributed amplifier that is bypassed.
- FIG. 7 is a plot of return loss for an embodiment of a distributed amplifier that is turned on.
- FIG. 8 is a plot of return loss for an embodiment of a distributed amplifier that is bypassed.
- exemplary is used herein to mean serving as an example, instance, or illustration. Any aspect or design described herein as “exemplary” is not necessarily to be construed as preferred or advantageous over other aspects or designs. Rather, use of the word exemplary is intended to present concepts in a concrete fashion.
- the term “or” is intended to mean an inclusive “or” rather than an exclusive “or”. That is, unless specified otherwise, or clear from context, “X employs A or B” is intended to mean any of the natural inclusive permutations. That is if, X employs A; X employs B; or X employs both A and B, then “X employs A or B” is satisfied under any of the foregoing instances.
- Distributed amplifier 100 operates to amplify an input signal 150 as it propagates down input line 101 .
- Each amplifier cell e.g. FET amplifier cells 104 1 , 104 2 , through 104 N , responds to the input signal 150 as it passes along input line 101 to induce a complimentary forward traveling signal in output line 102 .
- the signal After the signal passes the last amplifier cell, i.e. FET amplifier cell 104 N , the signal is amplified and exits the distributed amplifier 100 as output signal 152 .
- the primary advantage of distributed amplifiers is their capability to operate over a wide bandwidth.
- the gain of the amplified signal is determined by the transconductance and bias point of a single active FET cell, but also has a linear dependence on the number of active FET cells in the distributed amplifier, limited by the parasitics of the real circuitry. Increasing the number of cells also increases the bandwidth of the amplifier, thus ultimately increasing the gain-bandwidth product of the amplifier within practical limitations due to parasitic effects of the FETs and the attached transmission lines.
- distributed amplifier 100 is implemented on a monolithic microwave integrated circuit (MMIC). Since the MMIC that includes the distributed amplifier is small, there is an interest in keeping external circuitry to a minimum to improve size, weight and power efficiency. As a result, a method and mechanism for providing gain control in a distributed amplifier without adding external circuitry and contributing additional size, weight, and power costs is desired.
- a distributed amplifier 200 that includes a high isolation bypass 212 .
- Distributed amplifier 200 includes similar components to those of distributed amplifier 100 .
- Distributed amplifier 200 includes input line 201 and output line 202 .
- Schematic element 203 represents the inductive components of transmission lines.
- Active field effect transistor (FET) amplifier cells 204 1 , 204 2 , . . . , 204 N connect the input line 201 and output line 202 in parallel.
- Each FET amplifier cell includes a source, drain, and gate.
- FET amplifier circuit 204 1 includes a gate 205 1 , a source 206 1 , and a drain 207 1 .
- An RF choked bias voltage source 208 provides bias voltage V dd to the active FET amplifier circuits 204 1 , 204 2 , . . . , 204 N . Terminating resistors 209 , 211 are provided to minimize signal reflections that may damage the amplifier. Finally, the input line 201 is terminated at ground 210 .
- distributed amplifier 200 When distributed amplifier 200 is powered on, it operates substantially as described above with respect to distributed amplifier 100 of FIG. 1 . As an input signal propagates through the input transmission line 201 , the signal is amplified through each FET amplifier cell 204 1 , 204 2 , . . . , 204 N . Once the input signal travels through all amplifier cells, an amplified output signal is output from the amplifier on output line 202 .
- the distributed amplifier 200 includes a high isolation bypass 212 .
- the high isolation bypass 212 provides a direct communicative link from the input line 201 to the output line 202 . Because the input and output lines of a distributed amplifier behave significantly as transmission lines, this configuration allows the input line 201 to act as a bypass transmission line to the output line 202 , through the high isolation bypass 212 .
- High isolation bypass 212 functions like a switch. When the high isolation bypass 212 is in its “ON” state, the input signal traveling through input line 201 is directly linked to the output line 202 . When the high isolation bypass 212 is in its “OFF” state, the distributed amplifier 200 functions as a conventional distributed amplifier.
- the bypass is included within the amplifier integrated circuit without any additional, external components or circuitry. Additionally, other components may be included within the high isolation bypass 212 , such as attenuators and equalizers, to tailor the output as needed.
- the high isolation bypass 212 can be controlled using one or more control signals.
- one scenario may include a control scheme where a particular voltage threshold on a control line enables the bypass 212 and simultaneously shuts off power to the distributed amplifier 200 resulting in increased efficiency.
- a control signal may be introduced using connections 213 .
- the control signal may be operative to enable or disable conductance through certain FETs. Details on operating the bypass will be discussed below in reference to FIG. 3 .
- the high isolation bypass 212 is shown as a switch circuit.
- the distributed amplifier is packaged on a MMIC.
- Conventional solutions for gain control are not available because chip area on the MMIC is at a premium.
- conventional bypass solution would require the addition of an external line, that bypasses the distributed amplifier.
- the external line has negative impacts to the overall size, weight, and power of the gain controlled amplifier circuit.
- external circuit is again required to attenuate the signal after it is output from the distributed amplifier. Adding this extra circuit, outside of the distributed amplifier, is not a desirable solution for performance or area. As shown in FIG.
- the distributed amplifier 200 with high isolation bypass 212 does not require any external bypass line around the amplifier because the input line itself bypasses the active FETs 204 N . Additionally, an external attenuator is not required for gain control because the high isolation bypass 212 provides adequate and effective gain control.
- the switch circuit may also include other components such as attenuator or equalizer circuitry without adding external circuitry or transmission lines on or around the MMIC. If an attenuator is included, the attenuator can attenuate all signals communicated from the input line 201 to the output line 202 when the switch is in its “ON” state. If equalizer circuitry is included, the equalizer circuitry can be configured to selectively attenuate different frequency bands within a signal communicated from the input line 201 to the output line 202 when the switch is in its “ON” state. For example, the equalizer can be configured to modify the signal so as to reduce any amplitude variations over a range of frequency components included within the signal.
- High isolation bypass 300 is essentially a switch that allows communication of an input signal on the input line 301 to the output line 302 .
- the bypass line utilized by the high isolation bypass 300 is the input line of the amplifier.
- high isolation bypass 300 includes a plurality of FETs 312 , 314 , 315 and ground points 316 .
- control signals may be used to turn the bypass and/or the amplifier on and off.
- FETs 312 are operative to simultaneously disconnect the distributed amplifier (not shown in FIG. 3 ) and connect the bypass circuit.
- a control signal is introduced via connections 313 that cause FETs 312 to switch to their “OFF” state. Therefore, signals can no longer travel through input line 301 to the input load resistor and/or ground (e.g., load resistor 211 and ground 210 of FIG. 2 ).
- an amplified signal can no longer travel through output line 302 to the output (not shown in FIG. 3 ).
- the same or a different control signal is used to turn on FETs 314 , thereby enabling conductance through FETs 314 , and forming a bypass path between input line 301 and output line 302 .
- FETs 312 are in their “OFF” state (i.e., open circuit) and FETs 314 are in their “ON” state “closed circuit”
- a direct transmission path is created between the input and the output lines 301 , 302 of the amplifier. This condition creates a bypass around the FET amplifier cells forming the distributed amplifier.
- the a bias voltage source 208 used for driving FET amplifier cells 204 1 , 204 2 , . . . , 204 N can be switched to their “OFF” state to conserve power when the input signal is bypassed around the distributed amplifier.
- FETs 312 are switched to their “ON” state (i.e., closed circuit) and FETs 314 are switched to their “OFF” state (i.e., open circuit). Therefore, the input line and output line are isolated and the distributed amplifier works substantially as described above.
- FETs 315 with grounds 316 are included in the particular scenario illustrated in FIG. 3 to provide additional isolation for the bypass.
- the FETs 315 can be controlled by the same or a different control signal that is used to control FETs 312 , 314 . In this scenario, FETs 315 are switched to their “ON” state, thereby connecting FETs 314 to ground 316 when the bypass is not desired.
- high isolation bypass 400 includes a plurality of FETs 412 , 414 , 415 , grounds 416 , a plurality of resistors 417 , and a capacitor 418 .
- the number of individual components included is a matter of implementation and can vary depending on the application for which the distributed amplifier and bypass are designed.
- the scenario illustrated in FIG. 4 includes an equalizer and attenuator circuit (i.e., capacitor 418 providing a high pass filter and three resistors 417 providing a resistor network to form an attenuator).
- bypass when the bypass is active signals communicated through the bypass will be attenuated and equalized.
- additional components may be constructed within the high isolation bypass by adding only minimal additional circuitry (i.e. resistors 417 and capacitor 418 ) and without requiring external circuitry.
- bypass 400 is similar to that of bypass 300 of FIG. 3 .
- FETs 412 are in an on state (in which they form a closed circuit so as to conduct a flow of electricity between a source and drain) during the operation of the distributed amplifier.
- the FETs 412 are in an “OFF” state (in which they form an open circuit so as to prevent a flow of electricity between a source and drain) when the distributed amplifier is intended to be bypassed.
- the FETs 414 enable or disable the bypass path and FETs 415 provide additional isolation by draining any residual current from the bypass circuitry to grounds 416 when the bypass is disabled.
- FETs 412 , 414 , 415 may be controlled via suitable control signals applied to the gate terminal of each device.
- the circuitry forming the bypass switch may include a variety of functions depending on the application for which the distributed amplifier is intended.
- the bypass switch may form a radio detector circuit designed to retrieve information from a modulated radio signal or to determine the amplitude of the radio signal.
- the distributed amplifier circuit may form part of a filter circuit designed to perform various signal processing functions.
- FIGS. 5 and 6 simulation plots are provided that illustrate the gain as a function of signal frequency as measured on the output of a distributed amplifier according to a particular scenario.
- the frequency range measured is from 2 GHz to 18 GHz.
- the gain measured with the distributed amplifier turned on is between 18 and 20 dB of gain across a very wide range of frequencies, illustrating the good performance of the amplifier.
- the gain measured when the amplifier is bypassed is also substantially flat across the measured frequency range.
- the measured gain in FIG. 6 negative, indicating a loss.
- This loss measured in this particular scenario is present as a result of the attenuator circuit added into the bypass, e.g. the attenuator circuit added to the high isolation bypass (e.g., bypass 400 of FIG. 4 ).
- the attenuator circuit added to the high isolation bypass e.g., bypass 400 of FIG. 4
- bypass 400 of FIG. 4 bypass 400 of FIG. 4
- the bypass and included attenuator shifts the usable dynamic range of the amplifier by 30 dB (i.e., the difference between the amplified signal and the bypassed signal is approximately 30 dB), thus resulting in higher power operating capability without signal degradation.
- the effect of the attenuator on the signal creates the upward slope of the gain as a function of increased frequency shown in FIG. 6 .
- the loss would be just that of the transmission line itself, approximately between zero and one (a gain between 0 and ⁇ 1) in the case illustrated and would have a negative slope as a function of increased frequency.
- FIGS. 7 and 8 simulation plots are provided that illustrate the input and output voltage standing wave ratio (VSWR) performance of the distributed amplifier.
- VSWR voltage standing wave ratio
- FIG. 7 with the amplifier powered on, the VSWR remains below 1.5:1, indicating a well-matched amplifier.
- Plot 702 is the VSWR at the input of the amplifier.
- Plot 704 is the VSWR at the output of the amplifier.
- FIG. 8 with the amplifier powered off (i.e. bypassed), the VSWR is also below 1.5:1.
- Plot 802 is the VSWR at the input of the amplifier.
- Plot 804 is the VSWR at the output of the amplifier.
- the VSWR illustrated in FIGS. 7 and 8 demonstrates that the high isolation bypass does not significantly degrade the performance of the distributed amplifier circuit, either when it is on or when it is bypassed.
- bypassed amplifier will be much higher than that of an attenuated amplifier. Because the bypass path does not require signal propagation through the non-linear FET cells, signal degradation due to self-modulation and inter-modulation does not occur. Although this advantage may also be obtained by using an external bypass circuit, the internal bypass described herein may be implemented without additional size, power, and weight costs. In the conventional case of a successive external attenuator in the cascade, the signal would still be degraded by the amplifier, thus reducing the overall dynamic range of the circuit.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Amplifiers (AREA)
Abstract
Description
- 1. Statement of the Technical Field
- The invention concerns gain control in wideband distributed amplifiers. More specifically, the invention relates to an integrated high isolation bypass circuit suitable for use in monolithic microwave integrated circuits.
- 2. Description of the Related Art
- Wideband distributed amplifiers have seen substantial use in high bandwidth electronic communications. Distributed amplifiers are circuit designs that leverage the impedances of a transmission line coupled with the intrinsic impedances of active field effect transistor (FET) cells to obtain a larger gain bandwidth than is possible using conventional amplifiers. As an input signal propagates along an input transmission line, active amplifier cells that connect the input line to the output induce an amplified, complimentary signal in the output transmission line. In an ideal distributed amplifier the gain of the amplified signal is determined by the transconductance and bias point of a single active FET cell, but also has a linear dependence on the number of active FET cells in the distributed amplifier. In practical circuits, this is limited by parasitic reactances and resistances of the FET cells and attached circuitry.
- Systems with a wide amplitude range of input signals, i.e. distributed amplifiers, generally require some sort of gain control to maintain system linearity and sensitivity. Traditional solutions have relied on additional attenuation circuitry or external bypass switches that produce significant size, weight, and power costs. For example, adding a variable attenuator to the amplifier circuit is a typical solution to provide gain control. Alternatively, adding a bypass circuit to the amplifier will also provide gain control. However, both of these solutions require an additional component external to the amplifier that adds to chip area and contributes to other size, weight, and power costs. Additionally, the amplifier circuit is still receiving power when the output signal is externally attenuated. This leads to power inefficiencies. Linearity also suffers in the case of the external attenuator, as the non-linear amplifier component is still in the signal path.
- An improved distributed amplifier is disclosed that overcomes the deficiencies in conventional distributed amplifiers discussed above. The improved distributed amplifier includes an input transmission line and an output transmission line with a number of active, parallel amplifier cells connected to the input transmission line and the output transmission line. The active amplifier cells collectively amplify the input signal from the input lead to produce an amplified output signal at the output lead. Additionally, a bypass switch is connected to the input and output transmission lines. The bypass switch is operative to convert either the input transmission line or the output transmission line into a bypass line creating a bypass path for the input signal to the output of the amplifier circuit.
- Embodiments will be described with reference to the following drawing figures, in which like numerals represent like items throughout the figures, and in which:
-
FIG. 1 is a diagram of a conventional distributed amplifier circuit. -
FIG. 2 is a diagram of an embodiment of a wideband distributed amplifier circuit with an integrated high isolation bypass. -
FIG. 3 is a diagram of an embodiment of an integrated bypass circuit. -
FIG. 4 is a diagram of an embodiment of an integrated bypass circuit -
FIG. 5 is a plot of the gain on an output signal of an embodiment of a distributed amplifier that is turned on. -
FIG. 6 is a plot of the gain on an output signal of an embodiment of a distributed amplifier that is bypassed. -
FIG. 7 is a plot of return loss for an embodiment of a distributed amplifier that is turned on. -
FIG. 8 is a plot of return loss for an embodiment of a distributed amplifier that is bypassed. - The present invention is described with reference to the attached figures. The figures are not drawn to scale and they are provided merely to illustrate the instant invention. Several aspects of the invention are described below with reference to example applications for illustration. It should be understood that numerous specific details, relationships, and methods are set forth to provide a full understanding of the invention. One having ordinary skill in the relevant art, however, will readily recognize that the invention can be practiced without one or more of the specific details or with other methods. In other instances, well-known structures or operation are not shown in detail to avoid obscuring the invention. The present invention is not limited by the illustrated ordering of acts or events, as some acts may occur in different orders and/or concurrently with other acts or events. Furthermore, not all illustrated acts or events are required to implement a methodology in accordance with the present invention.
- It should also be appreciated that the terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. Furthermore, to the extent that the terms “including”, “includes”, “having”, “has”, “with”, or variants thereof are used in either the detailed description and/or the claims, such terms are intended to be inclusive in a manner similar to the term “comprising.”
- The word “exemplary” is used herein to mean serving as an example, instance, or illustration. Any aspect or design described herein as “exemplary” is not necessarily to be construed as preferred or advantageous over other aspects or designs. Rather, use of the word exemplary is intended to present concepts in a concrete fashion. As used in this application, the term “or” is intended to mean an inclusive “or” rather than an exclusive “or”. That is, unless specified otherwise, or clear from context, “X employs A or B” is intended to mean any of the natural inclusive permutations. That is if, X employs A; X employs B; or X employs both A and B, then “X employs A or B” is satisfied under any of the foregoing instances.
- Further, unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
- Referring to
FIG. 1 , a schematic diagram of a traditionaldistributed amplifier 100 is provided. Distributedamplifier 100 includesinput line 101 andoutput line 102.Schematic element 103 represents the inductive components of transmission lines. Active field effect transistor (FET) amplifier cells 104 1, 104 2, . . . , 104 N connect theinput line 101 andoutput line 102 in parallel. Each FET amplifier cell includes a source, drain, and gate. For example, FET amplifier cell 104 1 includes a gate 105 1, a source 106 1, and adrain 107 1. A radio frequency (RF) chokedbias voltage source 108 provides bias voltage Vdd to thedrains FIG. 1 . As shown inFIG. 1 , there is no direct connection between theinput line 101 and theoutput line 102. Terminatingresistors 109, 111 are provided to minimize signal reflections Finally, theinput line 101 is terminated atground 110. - Distributed
amplifier 100 operates to amplify aninput signal 150 as it propagates downinput line 101. Each amplifier cell, e.g. FET amplifier cells 104 1, 104 2, through 104 N, responds to theinput signal 150 as it passes alonginput line 101 to induce a complimentary forward traveling signal inoutput line 102. After the signal passes the last amplifier cell, i.e. FET amplifier cell 104 N, the signal is amplified and exits the distributedamplifier 100 asoutput signal 152. The primary advantage of distributed amplifiers is their capability to operate over a wide bandwidth. - The gain of the amplified signal is determined by the transconductance and bias point of a single active FET cell, but also has a linear dependence on the number of active FET cells in the distributed amplifier, limited by the parasitics of the real circuitry. Increasing the number of cells also increases the bandwidth of the amplifier, thus ultimately increasing the gain-bandwidth product of the amplifier within practical limitations due to parasitic effects of the FETs and the attached transmission lines. In some scenarios, distributed
amplifier 100 is implemented on a monolithic microwave integrated circuit (MMIC). Since the MMIC that includes the distributed amplifier is small, there is an interest in keeping external circuitry to a minimum to improve size, weight and power efficiency. As a result, a method and mechanism for providing gain control in a distributed amplifier without adding external circuitry and contributing additional size, weight, and power costs is desired. - Referring now to
FIG. 2 , a distributedamplifier 200 is shown that includes ahigh isolation bypass 212. Distributedamplifier 200 includes similar components to those of distributedamplifier 100. Distributedamplifier 200 includesinput line 201 andoutput line 202.Schematic element 203 represents the inductive components of transmission lines. Active field effect transistor (FET) amplifier cells 204 1, 204 2, . . . , 204 N connect theinput line 201 andoutput line 202 in parallel. Each FET amplifier cell includes a source, drain, and gate. For example, FET amplifier circuit 204 1 includes a gate 205 1, a source 206 1, and a drain 207 1. An RF chokedbias voltage source 208 provides bias voltage Vdd to the active FET amplifier circuits 204 1, 204 2, . . . , 204 N. Terminatingresistors input line 201 is terminated atground 210. - When distributed
amplifier 200 is powered on, it operates substantially as described above with respect to distributedamplifier 100 ofFIG. 1 . As an input signal propagates through theinput transmission line 201, the signal is amplified through each FET amplifier cell 204 1, 204 2, . . . , 204 N. Once the input signal travels through all amplifier cells, an amplified output signal is output from the amplifier onoutput line 202. - In contrast to a conventional distributed amplifier, e.g. distributed
amplifier 100, the distributedamplifier 200 includes ahigh isolation bypass 212. Thehigh isolation bypass 212 provides a direct communicative link from theinput line 201 to theoutput line 202. Because the input and output lines of a distributed amplifier behave significantly as transmission lines, this configuration allows theinput line 201 to act as a bypass transmission line to theoutput line 202, through thehigh isolation bypass 212.High isolation bypass 212 functions like a switch. When thehigh isolation bypass 212 is in its “ON” state, the input signal traveling throughinput line 201 is directly linked to theoutput line 202. When thehigh isolation bypass 212 is in its “OFF” state, the distributedamplifier 200 functions as a conventional distributed amplifier. Advantageously, the bypass is included within the amplifier integrated circuit without any additional, external components or circuitry. Additionally, other components may be included within thehigh isolation bypass 212, such as attenuators and equalizers, to tailor the output as needed. - The
high isolation bypass 212 can be controlled using one or more control signals. For example, one scenario may include a control scheme where a particular voltage threshold on a control line enables thebypass 212 and simultaneously shuts off power to the distributedamplifier 200 resulting in increased efficiency. In the scenario illustrated inFIG. 2 , a control signal may be introduced usingconnections 213. The control signal may be operative to enable or disable conductance through certain FETs. Details on operating the bypass will be discussed below in reference toFIG. 3 . - In the scenario illustrated in
FIG. 2 , and described in greater detail below in reference toFIG. 3 , thehigh isolation bypass 212 is shown as a switch circuit. In some scenarios, the distributed amplifier is packaged on a MMIC. Conventional solutions for gain control are not available because chip area on the MMIC is at a premium. For example, conventional bypass solution would require the addition of an external line, that bypasses the distributed amplifier. The external line has negative impacts to the overall size, weight, and power of the gain controlled amplifier circuit. For a conventional switched attenuator solution, external circuit is again required to attenuate the signal after it is output from the distributed amplifier. Adding this extra circuit, outside of the distributed amplifier, is not a desirable solution for performance or area. As shown inFIG. 2 , the distributedamplifier 200 withhigh isolation bypass 212 does not require any external bypass line around the amplifier because the input line itself bypasses the active FETs 204 N. Additionally, an external attenuator is not required for gain control because thehigh isolation bypass 212 provides adequate and effective gain control. - In some scenarios, the switch circuit may also include other components such as attenuator or equalizer circuitry without adding external circuitry or transmission lines on or around the MMIC. If an attenuator is included, the attenuator can attenuate all signals communicated from the
input line 201 to theoutput line 202 when the switch is in its “ON” state. If equalizer circuitry is included, the equalizer circuitry can be configured to selectively attenuate different frequency bands within a signal communicated from theinput line 201 to theoutput line 202 when the switch is in its “ON” state. For example, the equalizer can be configured to modify the signal so as to reduce any amplitude variations over a range of frequency components included within the signal. Such additions contribute only minimal additional circuitry internal to the distributed amplifier circuit on the MMIC itself, as shown inFIG. 3 . One of skill in the art will recognize that the attenuator and equalizer may be added as desired in view the application for which the distributed amplifier will be put to use. They are not required for the operation of thehigh isolation bypass 212. - Referring now to
FIG. 3 , a schematic diagram is provided that illustrates a particular scenario for ahigh isolation bypass 300.High isolation bypass 300 is essentially a switch that allows communication of an input signal on theinput line 301 to theoutput line 302. Advantageously, the bypass line utilized by thehigh isolation bypass 300 is the input line of the amplifier. - In the scenario illustrated in
FIG. 3 ,high isolation bypass 300 includes a plurality ofFETs FIG. 3 ,FETs 312 are operative to simultaneously disconnect the distributed amplifier (not shown inFIG. 3 ) and connect the bypass circuit. For example, a control signal is introduced viaconnections 313 that causeFETs 312 to switch to their “OFF” state. Therefore, signals can no longer travel throughinput line 301 to the input load resistor and/or ground (e.g.,load resistor 211 andground 210 ofFIG. 2 ). Similarly, an amplified signal can no longer travel throughoutput line 302 to the output (not shown inFIG. 3 ). The same or a different control signal is used to turn onFETs 314, thereby enabling conductance throughFETs 314, and forming a bypass path betweeninput line 301 andoutput line 302. WhenFETs 312 are in their “OFF” state (i.e., open circuit) andFETs 314 are in their “ON” state “closed circuit”, a direct transmission path is created between the input and theoutput lines bias voltage source 208 used for driving FET amplifier cells 204 1, 204 2, . . . , 204 N can be switched to their “OFF” state to conserve power when the input signal is bypassed around the distributed amplifier. - When the bypass is not desired,
FETs 312 are switched to their “ON” state (i.e., closed circuit) andFETs 314 are switched to their “OFF” state (i.e., open circuit). Therefore, the input line and output line are isolated and the distributed amplifier works substantially as described above.FETs 315 withgrounds 316 are included in the particular scenario illustrated inFIG. 3 to provide additional isolation for the bypass. TheFETs 315 can be controlled by the same or a different control signal that is used to controlFETs FETs 315 are switched to their “ON” state, thereby connectingFETs 314 toground 316 when the bypass is not desired. This action ensures that any current that is able to pass throughFETs 314 when they are in their “OFF” state (open circuit) is routed to ground so that it does not reach theoutput line 302 through the bypass. Conversely, whenFETs 314 are in their “ON” state (closed circuit) to enable the bypass as described above,FETs 315 are in their “OFF” state (open circuit) to prevent the input signal from being communicated to ground.FETs 315 andgrounds 316 are not required for the operation of thebypass 300, and may be omitted if the extra isolation is not required for a specific application. - Referring now to
FIG. 4 , a schematic diagram is provided that illustrates another scenario for ahigh isolation bypass 400. In the scenario illustrated inFIG. 3 ,high isolation bypass 400 includes a plurality ofFETs grounds 416, a plurality ofresistors 417, and acapacitor 418. The number of individual components included is a matter of implementation and can vary depending on the application for which the distributed amplifier and bypass are designed. The scenario illustrated inFIG. 4 , for example, includes an equalizer and attenuator circuit (i.e.,capacitor 418 providing a high pass filter and threeresistors 417 providing a resistor network to form an attenuator). Accordingly, when the bypass is active signals communicated through the bypass will be attenuated and equalized. These additional components may be constructed within the high isolation bypass by adding only minimal additional circuitry (i.e. resistors 417 and capacitor 418) and without requiring external circuitry. - The operation of
bypass 400 is similar to that ofbypass 300 ofFIG. 3 .FETs 412 are in an on state (in which they form a closed circuit so as to conduct a flow of electricity between a source and drain) during the operation of the distributed amplifier. TheFETs 412 are in an “OFF” state (in which they form an open circuit so as to prevent a flow of electricity between a source and drain) when the distributed amplifier is intended to be bypassed. As described above with respect toFIG. 3 , theFETs 414 enable or disable the bypass path andFETs 415 provide additional isolation by draining any residual current from the bypass circuitry togrounds 416 when the bypass is disabled.FETs - One of skill in the art will recognize that the circuitry forming the bypass switch may include a variety of functions depending on the application for which the distributed amplifier is intended. For example, the bypass switch may form a radio detector circuit designed to retrieve information from a modulated radio signal or to determine the amplitude of the radio signal. Alternatively, the distributed amplifier circuit may form part of a filter circuit designed to perform various signal processing functions.
- Referring now to
FIGS. 5 and 6 , simulation plots are provided that illustrate the gain as a function of signal frequency as measured on the output of a distributed amplifier according to a particular scenario. In bothFIGS. 5 and 6 , the frequency range measured is from 2 GHz to 18 GHz. As shown inFIG. 5 , the gain measured with the distributed amplifier turned on is between 18 and 20 dB of gain across a very wide range of frequencies, illustrating the good performance of the amplifier. - As shown in
FIG. 6 , across the same range of frequencies, the gain measured when the amplifier is bypassed is also substantially flat across the measured frequency range. The measured gain inFIG. 6 negative, indicating a loss. This loss measured in this particular scenario is present as a result of the attenuator circuit added into the bypass, e.g. the attenuator circuit added to the high isolation bypass (e.g., bypass 400 ofFIG. 4 ). One skilled in the art will recognize that the excess loss beyond a typical transmission line loss shown inFIG. 6 is a result of the attenuator included in the bypass circuit. In the scenario shown inFIG. 6 , the bypass and included attenuator shifts the usable dynamic range of the amplifier by 30 dB (i.e., the difference between the amplified signal and the bypassed signal is approximately 30 dB), thus resulting in higher power operating capability without signal degradation. Additionally, the effect of the attenuator on the signal creates the upward slope of the gain as a function of increased frequency shown inFIG. 6 . In the case of a pure bypass (i.e. without any attenuation or equalization), the loss would be just that of the transmission line itself, approximately between zero and one (a gain between 0 and −1) in the case illustrated and would have a negative slope as a function of increased frequency. - Referring now to
FIGS. 7 and 8 , simulation plots are provided that illustrate the input and output voltage standing wave ratio (VSWR) performance of the distributed amplifier. In the scenario shown inFIG. 7 , with the amplifier powered on, the VSWR remains below 1.5:1, indicating a well-matched amplifier.Plot 702 is the VSWR at the input of the amplifier.Plot 704 is the VSWR at the output of the amplifier. Similarly, inFIG. 8 , with the amplifier powered off (i.e. bypassed), the VSWR is also below 1.5:1.Plot 802 is the VSWR at the input of the amplifier.Plot 804 is the VSWR at the output of the amplifier. The VSWR illustrated inFIGS. 7 and 8 demonstrates that the high isolation bypass does not significantly degrade the performance of the distributed amplifier circuit, either when it is on or when it is bypassed. - One of skill in the art will recognize that the linearity of the bypassed amplifier will be much higher than that of an attenuated amplifier. Because the bypass path does not require signal propagation through the non-linear FET cells, signal degradation due to self-modulation and inter-modulation does not occur. Although this advantage may also be obtained by using an external bypass circuit, the internal bypass described herein may be implemented without additional size, power, and weight costs. In the conventional case of a successive external attenuator in the cascade, the signal would still be degraded by the amplifier, thus reducing the overall dynamic range of the circuit.
- Although the invention has been illustrated and described with respect to one or more implementations and/or scenarios, equivalent alterations and modifications will occur to others skilled in the art upon the reading and understanding of this specification and the annexed drawings. In addition, while a particular feature of the invention may have been disclosed with respect to only one of several implementations, such feature may be combined with one or more other features of the other implementations as may be desired and advantageous for any given or particular application. Thus, the breadth and scope of the present invention should not be limited by any of the above described embodiments. Rather, the scope of the invention should be defined in accordance with the following claims and their equivalents.
Claims (15)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/783,555 US8836430B1 (en) | 2013-03-04 | 2013-03-04 | Wideband distributed amplifier with integral bypass |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/783,555 US8836430B1 (en) | 2013-03-04 | 2013-03-04 | Wideband distributed amplifier with integral bypass |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140247092A1 true US20140247092A1 (en) | 2014-09-04 |
US8836430B1 US8836430B1 (en) | 2014-09-16 |
Family
ID=51420679
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/783,555 Active 2033-05-02 US8836430B1 (en) | 2013-03-04 | 2013-03-04 | Wideband distributed amplifier with integral bypass |
Country Status (1)
Country | Link |
---|---|
US (1) | US8836430B1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170310283A1 (en) * | 2016-04-21 | 2017-10-26 | Communications & Power Industries Llc | Amplifier Control System |
CN108352817A (en) * | 2015-11-09 | 2018-07-31 | 瑞典爱立信有限公司 | A kind of amplifier circuit for compensating the output signal from circuit |
TWI713702B (en) * | 2016-04-01 | 2020-12-21 | 美商英特爾股份有限公司 | Neutralized butterfly field-effect transistor |
CN114866047A (en) * | 2022-07-07 | 2022-08-05 | 成都嘉纳海威科技有限责任公司 | Bi-Hemt technology-based broadband dual-channel transceiving amplification chip |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8442465B2 (en) * | 2011-09-27 | 2013-05-14 | Rf Micro Devices, Inc. | Switched capacitor detuner for low noise amplification circuit having bypass path |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2958046A (en) | 1960-02-29 | 1960-10-25 | Gen Electric | Distributed amplifier |
-
2013
- 2013-03-04 US US13/783,555 patent/US8836430B1/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8442465B2 (en) * | 2011-09-27 | 2013-05-14 | Rf Micro Devices, Inc. | Switched capacitor detuner for low noise amplification circuit having bypass path |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108352817A (en) * | 2015-11-09 | 2018-07-31 | 瑞典爱立信有限公司 | A kind of amplifier circuit for compensating the output signal from circuit |
TWI713702B (en) * | 2016-04-01 | 2020-12-21 | 美商英特爾股份有限公司 | Neutralized butterfly field-effect transistor |
US20170310283A1 (en) * | 2016-04-21 | 2017-10-26 | Communications & Power Industries Llc | Amplifier Control System |
US10069465B2 (en) * | 2016-04-21 | 2018-09-04 | Communications & Power Industries Llc | Amplifier control system |
CN114866047A (en) * | 2022-07-07 | 2022-08-05 | 成都嘉纳海威科技有限责任公司 | Bi-Hemt technology-based broadband dual-channel transceiving amplification chip |
Also Published As
Publication number | Publication date |
---|---|
US8836430B1 (en) | 2014-09-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR102287445B1 (en) | System and method for bypassing a low noise amplifier | |
US7907032B2 (en) | Directional coupler | |
CN103117712B (en) | Complementary metal-oxide-semiconductor (CMOS) high gain broad band low noise amplifier | |
Nikandish et al. | Unilateralization of MMIC distributed amplifiers | |
EP3211792B1 (en) | Apparatus and methods for high linearity voltage variable attenuators | |
CN103095224A (en) | Complementary metal-oxide-semiconductor transistor (CMOS) broadband low-noise amplifier adopting noise cancellation technology | |
Kim et al. | A Switchless, $ Q $-Band Bidirectional Transceiver in 0.12-$\mu $ m SiGe BiCMOS Technology | |
US8836430B1 (en) | Wideband distributed amplifier with integral bypass | |
JP2015122628A (en) | Switching circuit and semiconductor module | |
JP2015226313A (en) | Variable gain amplifier with switch circuit | |
CN103633947A (en) | Noninductive and high-gain CMOS (Complementary Metal Oxide Semiconductor) broadband low-noise amplifier | |
CN108832903A (en) | The low noise amplifier chip and front end amplification module, RF Receiving Device | |
CN112272011A (en) | Current multiplexing low-noise amplifier with sideband suppression function | |
CN110838826B (en) | Amplifying device with isolation characteristic | |
CN116886052A (en) | Low noise amplifier and RF front-end module | |
US7612610B2 (en) | Active input load wide bandwidth low noise HEMT amplifier | |
US10469124B2 (en) | Communications device with receiver chain of reduced size | |
US11750153B2 (en) | High-frequency circuit | |
CN206099908U (en) | Ku wave band amplifier circuit | |
US9401770B1 (en) | Broadband integrated single ended to differential active balun with an n-Way power splitter, DC power shutdown circuit, and /or a default-on port | |
US20090309660A1 (en) | Device for amplifying a broadband rf signal | |
WO2024139693A1 (en) | High-linearity low-noise amplifier, chip, and electronic device | |
Zhang et al. | Design of a low noise distributed amplifier with adjustable gain control in 0.15 μm GaAs PHEMT | |
Takahashi et al. | 120-GHz-band low-noise amplifier with 14-ps group-delay variation for 10-Gbit/s data transmission | |
US11616477B2 (en) | Selectively switchable wideband RF summer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HARRIS CORPORATION, FLORIDA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ROBISON, DANIEL A.;HASH, RONALD J.;REEL/FRAME:030132/0956 Effective date: 20130301 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |