US20140247001A1 - Circuit device and electronic apparatus - Google Patents

Circuit device and electronic apparatus Download PDF

Info

Publication number
US20140247001A1
US20140247001A1 US14/191,893 US201414191893A US2014247001A1 US 20140247001 A1 US20140247001 A1 US 20140247001A1 US 201414191893 A US201414191893 A US 201414191893A US 2014247001 A1 US2014247001 A1 US 2014247001A1
Authority
US
United States
Prior art keywords
type
circuit
layer
transistor
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US14/191,893
Inventor
Isamu Moriya
Atsushi Yamada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Assigned to SEIKO EPSON CORPORATION reassignment SEIKO EPSON CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MORIYA, ISAMU, YAMADA, ATSUSHI
Publication of US20140247001A1 publication Critical patent/US20140247001A1/en
Priority to US16/361,846 priority Critical patent/US11037927B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
    • H01L29/7835—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
    • H02P6/001—
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
    • H01L27/0928—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors comprising both N- and P- wells in the substrate, e.g. twin-tub
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/761—PN junctions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823878—Complementary field-effect transistors, e.g. CMOS isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823892—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the wells or tubs, e.g. twin tubs, high energy well implants, buried implanted layers for lateral isolation [BILLI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642—Isolation within the component, i.e. internal isolation
    • H01L29/0646—PN junctions
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/08—Modifications for protecting switching circuit against overcurrent or overvoltage
    • H03K17/082—Modifications for protecting switching circuit against overcurrent or overvoltage by feedback from the output to the control circuit
    • H03K17/0822—Modifications for protecting switching circuit against overcurrent or overvoltage by feedback from the output to the control circuit in field-effect transistor switches
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
    • H01L21/82385—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different shapes, lengths or dimensions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/53—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/537—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
    • H02M7/5387—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration
    • H02M7/53871—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration with automatic control of output voltage or current
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K2217/00—Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00
    • H03K2217/0027—Measuring means of, e.g. currents through or voltages across the switch
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K2217/00—Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00
    • H03K2217/0045—Full bridges, determining the direction of the current through the load

Definitions

  • the present invention relates to a circuit device and an electronic apparatus or the like.
  • a technique of controlling the number of revolutions of a motor by controlling a chopping current is known as a technique for a motor driver that drives a DC motor.
  • a current flowing to a bridge circuit is converted to a voltage by a sense resistor, and the resultant voltage is compared with a reference voltage, to detect a chopping current.
  • the detection result is fed back to a control circuit, to perform PWM control of a drive signal for the bridge circuit, thereby rotating a motor at a fixed rate.
  • JP-A-2008-042975 discloses a technique of improving the precision of detection of the chopping current in such a motor driver.
  • a sense resistor is provided for each half bridge of an H-bridge, where one resistor detects that the current in the charge period has reached a predetermined current, and the other resistor detects that the current in the decay period has reached a predetermined current.
  • a large current is required to drive the motor, and on/off of the current is repeated by chopping operation. Therefore, the potential of the substrate of the motor driver fluctuates.
  • a reference voltage generation circuit and a voltage detection circuit formed on the substrate are affected by the potential fluctuation, causing variations in the detection value of the chopping current. This then results in a decrease in the precision of the rotational speed of the motor that is controlled so as to be constant.
  • An advantage of some aspects of the invention is providing a circuit device and an electronic apparatus or the like where the effect of the potential fluctuation of a substrate on the operation of a circuit can be reduced.
  • a first aspect of the invention relates to a circuit device including a first circuit constituted by a transistor that has a DMOS structure and is formed on a first N-type buried layer on a P-type substrate, and a second circuit constituted by a transistor that has a CMOS structure and is formed on a second N-type buried layer isolated from the first N-type buried layer.
  • the second circuit constituted by the CMOS transistor is formed on the second N-type buried layer isolated from the first N-type buried layer, so that the second circuit is isolated from the P-type substrate by the second N-type buried layer.
  • the effect of the potential fluctuation of the substrate on the circuit operation can be reduced.
  • a region of the second circuit be surrounded by an N-type plug region that sets a potential of the second N-type buried layer.
  • the second circuit can be isolated from the P-type substrate by the second N-type buried layer and the N-type plug region surrounding the second N-type buried layer. Also, since the potential of the N-type buried layer is set by the N-type plug region, the second circuit can be electrically isolated from the P-type substrate.
  • the transistor having the CMOS structure be formed on a P-type layer that is formed on the second N-type buried layer.
  • the P-type layer that is isolated from the P-type substrate by the second N-type buried layer can be formed, and the second circuit constituted by the CMOS transistor can be formed on the isolated P-type layer.
  • the P-type layer be an epitaxial layer.
  • a P-type buried layer can be formed as the P-type layer isolated from the P-type substrate by farming an epitaxial layer on the second N-type buried layer.
  • the circuit device further include a pad through which a potential of the P-type substrate is supplied, a first interconnect for supplying a potential from the pad to the P-type layer, and a second interconnect for supplying a potential from the pad to the P-type substrate.
  • a P-type transistor of the transistor having the CMOS structure be constituted by an N-type well formed on the P-type layer, a P-type source region formed on the N-type well, and a P-type drain region formed on the N-type well
  • an N-type transistor of the transistor having the CMOS structure be constituted by a P-type well formed on the P-type layer, an N-type source region formed on the P-type well, and an N-type drain region formed on the P-type well.
  • the second circuit constituted by the N-type transistor of the CMOS structure and the P-type transistor of the CMOS structure can be formed on the second N-type buried layer isolated from the first N-type buried layer.
  • an N-type transistor of the transistor having the CMOS structure have a deep N-type well formed on the first N-type buried layer, a P-type layer formed on the deep N-type well, an N-type source region formed on the P-type layer, and an N-type drain region formed on the deep N-type well.
  • a P-type transistor of the transistor having the DMOS structure have a deep N-type well formed on the first N-type buried layer, a P-type layer formed on the deep N-type well, a P-type source region formed on the deep N-type well, and a P-type drain region formed on the P-type layer.
  • the first circuit constituted by the N-type transistor of the DMOS structure or the P-type transistor of the DMOS structure can be formed on the first N-type buried layer.
  • the first circuit have a bridge circuit that outputs a chopping current for driving a motor
  • the second circuit have a detection circuit that detects a current flowing to the bridge circuit
  • a motor drive circuit that drives the motor with the chopping current can be formed of the bridge circuit and the detection circuit. Even though the switching operation of the bridge circuit causes the potential of the P-type substrate to fluctuate, detection errors of the chopping current can be reduced because the detection circuit can be isolated by the second N-type buried layer.
  • the detection circuit have a reference voltage generation circuit that generates a reference voltage, a voltage detection circuit that compares a voltage based on the current with the reference voltage, and a control circuit that controls the bridge circuit based on a comparison result of the voltage detection circuit.
  • the chopping current flowing to the motor can be controlled so as to be constant by comparing the voltage based on the chopping current with the reference voltage.
  • the second circuit have a circuit that controls the first circuit or a circuit that detects a voltage or a current of the first circuit.
  • the circuit that controls the first circuit or the circuit that detects the voltage or current of the first circuit can be isolated from the P-type substrate.
  • the first circuit can be controlled precisely, or the voltage or current of the first circuit can be detected precisely.
  • the first circuit be a circuit that performs an operation of repeatedly switching an output current or an output voltage.
  • a second aspect of the invention relates to an electronic apparatus including the circuit device described above.
  • FIG. 1 shows the configuration of a substrate of a comparative example of an embodiment of the invention.
  • FIG. 2 shows an example configuration of a substrate according to the embodiment.
  • FIG. 3 shows an example configuration of a circuit device.
  • FIG. 4 is an explanatory diagram of the operation of the circuit device.
  • FIG. 5 is an explanatory diagram of the operation of the circuit device.
  • FIG. 6 is an explanatory diagram of the operation of the circuit device.
  • FIG. 7 shows a detailed example configuration of an N-type transistor having a DMOS structure.
  • FIG. 8 shows a detailed example configuration of a P-type transistor having a DMOS structure.
  • FIGS. 9A to 9E show a process flow for manufacturing a transistor having a DMOS structure.
  • FIGS. 10A to 10D show a process flow for manufacturing the transistor having the DMOS structure.
  • FIGS. 11A to 11C show a process flow for manufacturing the transistor having the DMOS structure.
  • FIGS. 12A to 12C show a process flow for manufacturing the transistor having the DMOS structure.
  • FIG. 13 shows an example configuration of an electronic apparatus.
  • FIG. 1 shows the configuration of a substrate of a comparative example of this embodiment.
  • FIG. 1 is a cross-sectional view of a substrate of an integrated circuit device constituting a circuit device.
  • this embodiment is not limited to this, but can be applied to various types of circuit devices that perform switching operation of a drive current or a drive voltage.
  • this embodiment may also be applied to a switching regulator or the like that generates a desired voltage by driving an LC resonant circuit by switching a transistor.
  • the first circuit is a bridge circuit (e.g., a bridge circuit 210 in FIG. 3 ) constituted by a double-diffused metal oxide semiconductor (DMOS) transistor. Note that the first circuit is not limited to a bridge circuit, but any circuit that performs the switching operation of a drive current can be used.
  • the second circuit is a circuit (e.g., a detection circuit 250 in FIG. 3 ) constituted by a complementary metal oxide semiconductor (CMOS) transistor.
  • CMOS complementary metal oxide semiconductor
  • a direction (thickness direction) perpendicular to the plane of the substrate and toward a side of the substrate on which a circuit is to be formed is referred to as “upward”, and the reverse direction is referred to as “downward”.
  • an N-type transistor having a DMOS structure (hereinafter referred to as an N-type DMOS) is formed. More specifically, an N-type (N+) buried layer (NBL) 51 is formed on a P-type substrate 41 that is a silicon substrate, and a deep N-type well 61 of the N-type DMOS is formed on the N-type buried layer 51 .
  • a P-type body 71 (P-type impurity layer) is formed on the source side of the deep N-type well 61 , and a P-type layer 131 (P-type impurity layer) and an N-type layer 122 (N-type impurity layer) are formed on the P-type body 71 .
  • the N-type layer 122 corresponds to the source region of the N-type DMOS.
  • An N-type layer 123 corresponding to the drain region of the N-type DMOS is formed on the drain side of the deep N-type well 61 .
  • An insulating layer 151 e.g., LOCOS
  • a gate layer 141 e.g., a polysilicon layer
  • an N-type plug 81 (N-type impurity layer) for supplying a potential to the N-type buried layer 51 is provided. More specifically, the N-type plug 81 is formed on the N-type buried layer 51 , P-type layers 91 and 92 are formed on both sides of the N-type plug 81 , and an N-type layer 121 is formed on the N-type plug 81 . The potential given to the N-type layer 121 is thus supplied to the N-type buried layer 51 via the N-type plug 81 . A ground voltage (low-potential side power supply voltage in a broad sense) is supplied to the N-type layer 121 .
  • an N-type plug 82 for supplying a potential to the N-type buried layer 51 is provided.
  • the configuration of the N-type plug 82 is similar to that of the N-type plug 81 .
  • a P-type (P+) buried layer (PBL) 101 for supplying a potential to the P-type substrate 41 is provided. More specifically, the P-type buried layer 101 is formed on the P-type substrate 41 , a P-type well 111 is formed on the P-type buried layer 101 , and a P-type layer 132 is formed on the P-type well 111 .
  • the potential given to the P-type layer 132 is supplied to the P-type substrate 41 via the P-type well 111 and the P-type buried layer 101 .
  • the ground voltage (low-potential side power supply voltage in a broad sense), for example, is supplied to the P-type layer 132 .
  • an N-type transistor hereinafter referred to as an NMOS
  • a P-type transistor hereinafter referred to as a PMOS
  • the P-type well 111 e.g., a medium-voltage P-type well (MV PWELL)
  • MV PWELL medium-voltage P-type well
  • a gate layer 142 is formed above the P-type well 111 between the N-type layers 125 and 126 .
  • a P-type layer 133 for supplying a potential to the P-type well 111 is further formed on the P-type well 111 .
  • the ground voltage (low-potential side power supply voltage in a broad sense), for example, is supplied to the P-type layer 133 .
  • An N-type well 112 (e.g., a medium-voltage N-type well (MV NWELL)) of the PMOS is formed on the P-type substrate 41 , and a P-type layer 135 and a P-type layer 134 are formed on the N-type well 112 as the P-type source region and the drain region, respectively, of the PMOS.
  • a gate layer 143 is formed above the N-type well 112 between the P-type layers 134 and 135 .
  • An N-type layer 127 for supplying a potential to the N-type well 112 is further formed on the N-type well 212 .
  • a power supply voltage (high-potential side power supply voltage), for example, is supplied to the N-type layer 127 .
  • insulating layers for insulation from an adjacent impurity layer are provided between the impurity layers (the N-type layers and the P-type layers) in a surface portion of the substrate, although reference numerals thereof in the drawings and a description thereof are omitted.
  • the bridge circuit constituted by the DMOS transistors drives the motor with a chopping current
  • a large current flows to the drain (N-type layer 123 ) of the DMOS transistor. Since the large current is turned on/off (or the direction of the flow is reversed) by the chopping operation, the voltage of the drain largely fluctuates.
  • the N-type layer 223 as the drain is connected to the N-type buried layer 51 via the deep N-type well 61 , and a parasitic capacitance CP is present between the N-type buried layer 51 and the P-type substrate 41 due to their PN junction.
  • the voltage fluctuation at the drain is conveyed to the P-type substrate 41 via the parasitic capacitance CP, and then to the second region 20 via the P-type substrate 41 .
  • the voltage fluctuation of the P-type substrate 41 affects the circuit constituted by the CMOS transistor.
  • a voltage detection circuit 220 compares a voltage VS at one terminal of a sense resistor 290 with a reference voltage VR, thereby keeping the chopping current flowing to the bridge circuit 210 constant. At this time, if the voltage detection circuit 220 and a reference voltage generation circuit 230 are affected by the voltage fluctuation of the P-type substrate 41 , the reference voltage VR will fluctuate and the comparison precision of the voltage detection circuit 220 will decrease, raising the possibility of occurrence of variations in the chopping current.
  • a regenerative current flows from the ground voltage toward a power supply voltage VBB during the decay period. For this reason, the drain voltage of a DMOS transistor Q 3 becomes lower than the ground voltage due to a voltage drop of the sense resistor 290 .
  • the N-type buried layer 51 connected to the drain becomes lower than the ground voltage, causing a forward voltage between the N-type buried layer 51 and the P-type substrate 41 .
  • the voltage of the P-type substrate 41 will therefore be swung with the current flowing into the P-type substrate 41 .
  • there is another cause of swinging of the voltage of the P-type substrate 41 in addition to the one occurring via the parasitic capacitance CP.
  • FIG. 2 shows an example configuration of a substrate according to this embodiment that can solve the problems as described above.
  • FIG. 2 is a cross-sectional view of a substrate of an integrated circuit device constituting a circuit device (e.g., a circuit device 200 in FIG. 3 ).
  • first region 10 where a first circuit is placed
  • second region 20 where a second circuit is placed
  • boundary region 31 provided at one end of the first region 10
  • boundary region 32 provided between the first region 10 and the second region 20
  • boundary region 33 provided at one end of the second region 20 . Since the configurations of the first region 10 and the boundary region 31 are similar to those in FIG. 1 , a description of these regions is omitted here.
  • an N-type buried layer 52 for isolating the CMOS transistor from the P-type substrate 41 is formed. More specifically, the N-type buried layer 52 is formed on the P-type substrate 41 , and a P-type buried layer 102 is formed on the N-type buried layer 52 . An NMOS transistor and a PMOS transistor are formed on the P-type buried layer 102 . The configurations of these transistors are similar to those in FIG. 1 .
  • an N-type plug 82 is provided as in FIG. 1 .
  • an N-type plug 83 for supplying a potential to the N-type buried layer 52 is provided. More specifically, the N-type plug 83 is formed on the N-type buried layer 52 , P-type layers 95 and 96 are formed on both sides of the N-type plug 83 , and an N-type layer 128 is formed on the N-type plug 83 . The potential given to the N-type layer 128 is thus supplied to the N-type buried layer 52 via the N-type plug 83 .
  • the power supply voltage for example, is supplied to the N-type layer 128 .
  • a P-type buried layer 101 for supplying a potential to the P-type substrate 41 is provided between the N-type plug 82 and the N-type plug 83 .
  • the configuration of the P-type buried layer 101 is similar to that in FIG. 1 , where the ground voltage, for example, given to a P-type layer 132 is supplied to the P-type substrate 41 via a P-type well 111 and the P-type buried layer 101 .
  • an N-type plug 84 for supplying a potential to the N-type buried layer 52 is provided in the boundary region 33 .
  • the configuration of the N-type plug 84 is similar to that of the N-type plug 83 in the boundary region 32 , where the power supply voltage, for example, given to an N-type layer 129 is supplied to the N-type buried layer 52 via the N-type plug 84 .
  • the circuit device 200 includes the first circuit (circuit that is formed in the first region 10 ) constituted by the transistor that has the DMOS structure and is formed on the first N-type buried layer 51 on the P-type substrate 41 and the second circuit (circuit that is formed in the second region 20 ) constituted by the transistor that has the CMOS structure and is formed on the second N-type buried layer 52 isolated from the first N-type buried layer 51 .
  • the second circuit constituted by the CMOS transistor can be isolated from the P-type substrate 41 .
  • the swing of the drain potential is conveyed from the first N-type buried layer 51 to the P-type substrate 41 via the parasitic capacitance CP, etc., as described in the comparative example shown in FIG. 1 .
  • the second circuit is isolated from the P-type substrate 41 , even when the potential of the P-type substrate 41 swings, the second circuit is less likely to be affected by this swing, permitting operation with reduced errors.
  • the buried layer as used herein refers to an impurity layer formed below the impurity layers (e.g., the P-type body 71 and the deep N-type well 61 in FIG. 2 ) in the surface portion of the substrate. More specifically, as described later with reference to FIGS. 9A to 9E , an N-type impurity or a P-type impurity is implanted in the silicon substrate, and an epitaxial layer (silicon single-crystal layer) is grown on the impurity-implanted layer, to form a buried layer under the epitaxial layer.
  • an impurity layer formed below the impurity layers (e.g., the P-type body 71 and the deep N-type well 61 in FIG. 2 ) in the surface portion of the substrate. More specifically, as described later with reference to FIGS. 9A to 9E , an N-type impurity or a P-type impurity is implanted in the silicon substrate, and an epitaxial layer (silicon single-crystal
  • the region of the second circuit (second region 20 ) is surrounded by an N-type plug region (region where the N-type plugs 83 and 84 are provided as viewed from top) that sets the potential of the second N-type buried layer 52 .
  • a bathtub-shaped N-type region can be formed by the second N-type buried layer 52 and the N-type plug region surrounding the buried layer 52 .
  • the region of the second circuit can be isolated from the P-type substrate 41 .
  • the second circuit region can be isolated without fail because the potential of the buried layer 52 has been set via the N-type plugs.
  • the second N-type buried layer 52 can be set to a potential (e.g., a power supply voltage) higher than the P-type substrate 41 , isolation can be ensured by reverse-voltage PN junction.
  • the region of a circuit as used herein refers to a region in which the circuit is placed when the substrate is viewed from top. That is to say, in a circuit layout, if the detection circuit 250 is constituted by one or more circuit blocks, the region of the detection circuit 250 refers to the region in which the layout block(s) is placed. For example, if the second circuit is the detection circuit 250 in FIG. 3 , the region in which the detection circuit 250 is placed constitutes the region of the second circuit.
  • the boundary region 32 includes the N-type plug 83 .
  • the boundary region 32 may be provided so as to surround the periphery of the bridge circuit 210 , for example.
  • the boundary region 32 may be provided so as to isolate at least the bridge circuit 210 from the other circuits (detection circuit 250 ).
  • the boundary region 32 is not necessarily required to be a continuous region when viewed from top, but may be partly discontinuous.
  • the transistor having the CMOS structure is formed on a P-type layer that is formed on the second N-type buried layer 52 .
  • the P-type layer may be the P-type buried layer 102 .
  • the P-type layer (P-type buried layer 102 ) that is isolated from the P-type substrate 41 by the second N-type buried layer 52 can be formed.
  • the second circuit that is isolated from the primary P-type substrate 41 can be formed using that P-type layer (P-type buried layer 102 ) as a new P-type substrate.
  • the circuit device includes a pad (e.g., a pad connected to a terminal TVB in FIG. 3 described later) for supplying a potential of the P-type substrate 41 , a first interconnect (e.g., aluminum interconnect formed on the semiconductor substrate) for supplying a potential from the pad to the P-type layer (P-type buried layer 102 ), and a second interconnect for supplying a potential from the pad to the P-type substrate 41 .
  • a pad e.g., a pad connected to a terminal TVB in FIG. 3 described later
  • a first interconnect e.g., aluminum interconnect formed on the semiconductor substrate
  • P-type layer P-type buried layer 102
  • second interconnect for supplying a potential from the pad to the P-type substrate 41 .
  • the potential can be supplied to the P-type layer (P-type buried layer 102 ), which is isolated from the P-type substrate 41 , via a different route (the first interconnect, the P-type layer 133 , and the P-type well 111 ) than that to the P-type substrate 41 .
  • conveyance of the potential fluctuation from the P-type substrate 41 to the P-type layer (P-type buried layer 102 ) via the interconnect can be prevented or reduced.
  • the pad as used herein refers to a bonding pad formed on a semiconductor substrate. That is, the pad refers to a terminal that is included in the chip (integrated circuit device) and connected to a terminal of a package by, for example, a bonding wire or the like and that is for inputting/outputting a signal or a voltage between a circuit in the chip and an external circuit.
  • FIG. 3 shows an example configuration of a motor driver as an example configuration of a circuit device to which the above-described substrate configuration is applicable.
  • the circuit device 200 includes the bridge circuit 210 and the detection circuit 250 .
  • the detection circuit 250 includes the voltage detection circuit 220 , the reference voltage generation circuit 230 , and a control circuit 240 .
  • the embodiment is not limited to this. In other words, it is also possible that a portion (e.g., the bridge circuit 210 and the voltage detection circuit 220 ) of the circuit device is constituted by a single integrated circuit device, and the substrate configuration in FIG. 2 is applied to this integrated circuit device.
  • the bridge circuit 210 drives an external motor 280 (DC motor) based on a PWM signal from the control circuit 240 .
  • the bridge circuit 210 includes transistors Q 1 to Q 4 (DMOS transistors) arranged in an H-bridge.
  • the transistors Q 1 to Q 4 may be of N-type, or the transistors Q 1 and Q 2 may be of P-type and the transistors Q 3 and Q 4 be of N-type.
  • the transistor Q 1 is provided between the terminal TVB to which the power supply voltage VBB is supplied and a terminal OUT 1 to which one end of the motor 280 is connected.
  • the transistor Q 2 is provided between the terminal TVB and a terminal OUT 2 to which the other end of the motor 280 is connected.
  • the transistor Q 3 is provided between the terminal OUT 1 and a terminal RNF that is connected to one end of the sense resistor 290 that receives a ground voltage at the other end.
  • the transistor Q 4 is connected between the terminal OUT 2 and the terminal RNF.
  • the reference voltage generation circuit 230 is constituted by, for example, a voltage divider circuit and generates a reference voltage VR for detecting a chopping current.
  • the voltage detection circuit 220 is constituted by, for example, a comparator and performs detection of the chopping current flowing through the bridge circuit 210 . More specifically, the voltage detection circuit 220 compares a voltage VS at one end of the sense resistor 290 that is input via a terminal RNFS with the reference voltage VR. If the voltage detection circuit 220 detects that the voltage VS has reached the reference voltage VR, the voltage detection circuit 220 outputs a detection signal to the control circuit 240 .
  • the control circuit 240 controls the chopping operation of the bridge circuit 210 . More specifically, the control circuit 240 controls the pulse width of the PWM signal based on the detection signal from the voltage detection circuit 220 so as to keep the chopping current constant. Then, the control circuit 240 generates on/off control signals for the transistors Q 1 to Q 4 from the PWM signal and outputs the generated on/off control signals to the gates of the transistors Q 1 to Q 4 .
  • a comparator 221 shown in FIG. 4 corresponds to the voltage detection circuit 220 .
  • the voltage VS at one end of the sense resistor 290 and the reference voltage VR are input to the positive input terminal and the negative input terminal, respectively, of the comparator 221 .
  • An output signal of the comparator 221 is output to the control circuit 240 .
  • driving of the motor 280 is started at time t0.
  • a charge period starts as shown in FIG. 4 , and the control circuit 240 turns on the transistors Q 1 and Q 4 and turns off the transistors Q 2 and Q 3 .
  • a drive current flows from the power supply voltage VBB to the ground voltage via the transistor Q 1 , the motor 280 , the transistor Q 4 , and the sense resistor 290 , as indicated by the solid arrow in FIG. 4 .
  • the drive current increases with time, and the voltage VS converted by the sense resistor 290 also increases. Once the voltage VS exceeds the reference voltage VR, the output signal of the comparator 221 changes from the L level to the H level. As shown in FIG. 6 , a drive current at this point in time (time t1) is the chopping current Ich. The chopping current Ich is thus detected by detection of the voltage VS.
  • the control circuit 240 shifts to a decay period TD 1 .
  • the control circuit 240 turns on the transistors Q 2 and Q 3 and turns off the transistors Q 1 and Q 4 .
  • a drive current (regenerative current) flows from the ground voltage to the power supply voltage VBB via the sense resistor 290 , the transistor Q 3 , the motor 280 , and the transistor Q 2 , as indicated by the dashed arrow in FIG. 5 .
  • the drive current decreases with time.
  • the control circuit 240 shifts to a charge period TC 1 .
  • the drive current increases, and when the drive current reaches the chopping current Ich, the control circuit 240 shifts to a decay period TD 2 .
  • the control circuit 240 performs control so as to keep the chopping current Ich constant, thereby keeping the rotational speed of the motor 280 constant.
  • the bridge circuit 210 is constituted by an H-bridge was described as an example above, the embodiment is not limited to this, and the bridge circuit 210 may also be constituted by a half bridge.
  • FIG. 7 shows a detailed example configuration of an N-type transistor having a DMOS structure.
  • FIG. 7 is a cross-sectional view of the substrate in the thickness direction thereof. It should be noted that like components as those described with reference to FIG. 2 are denoted by like reference numerals, and a description thereof is omitted as appropriate.
  • the N-type transistor having the DMOS structure described with reference to FIG. 2 is configured symmetrically. That is, the N-type layer 122 corresponding to the source region is the center of symmetry, and gate layers 141 a and 141 b , insulating layers 151 a and 151 b , and N-type layers 123 a and 123 b corresponding to the drain regions are formed on both sides of the N-type layer 122 .
  • the deep N-type well 61 and the P-type body 71 are each formed on the N-type buried layer 51 so as to be symmetrical, where the source is the center of symmetry.
  • the N-type plugs 81 and 82 are formed on both sides of the deep N-type well 61 .
  • FIG. 8 shows a detailed example configuration of a P-type transistor having a DMOS structure.
  • FIG. 8 is a cross-sectional view of the substrate in the thickness direction thereof.
  • each layer is configured symmetrically, where a P-type layer 136 corresponding to the drain region is the center of symmetry. More specifically, an N-type buried layer 53 is formed on the P-type substrate 41 , and a deep N-type well 62 is formed on the N-type buried layer 53 . An HPOF 161 (P-type impurity layer) is formed on a center portion of the deep N-type well 62 , and the P-type layer 136 corresponding to the drain region is formed on the HPOF 161 .
  • P-type impurity layer P-type impurity layer
  • N-type wells 113 a and 113 b are formed on bath end portions of the deep N-type well 62 , and N-type layers 171 a and 171 b as well as P-type layers 137 a and 137 b corresponding to the source regions are formed on the N-type wells 113 a and 113 h .
  • LV NWEL low-voltage N-type wells
  • Insulating layers 152 a and 152 b are formed on both sides of the P-type layer 136 corresponding to the drain region, and gate layers 144 a and 144 b (e.g., polysilicon layers) are formed above the N-type wells 113 a and 113 b , the HPOF 161 , and the insulating layers 152 a and 152 b.
  • gate layers 144 a and 144 b e.g., polysilicon layers
  • a potential (e.g., power supply voltage) is supplied to the N-type buried layer 53 via N-type plugs 85 a and 85 b .
  • the N-type plugs 85 a and 85 b are formed on both sides of the deep N-type well 62 , and N-type layers 172 a and 172 b are formed on the N-type plugs 85 a and 85 b , respectively.
  • the P-type transistor having the DMOS structure may also be constituted by one gate of the two gates of the above symmetrical configuration and the drain.
  • FIGS. 9A to 12C A process flow for manufacturing a transistor having a DMOS structure will be described using FIGS. 9A to 12C . Note that an N-type transistor is shown on the left side of the drawings, and a P-type transistor is shown on the right side of the drawings.
  • a step of forming an oxide film (SiO 2 ) on a P-type substrate (Psub) is performed.
  • a photolithography step is performed, and a step of etching the oxide film (SiO 2 ) in regions that are not covered by the resist is performed.
  • a step of implanting N-type ions into the P-type substrate (Psub) is performed, whereby N-type buried layers (NEL) are formed in the regions that are not covered by the oxide film (SiO 2 ).
  • an etching step is performed to remove the oxide film (SiO 2 ), and a photolithography step is performed.
  • a step of implanting P-type ions into the P-type substrate (Psub) is performed to form P-type buried layers (PBL) in regions that are not covered by the resist.
  • a step of forming a P-type epitaxial layer (P-Epi) on the P-type substrate (Psub) and the buried layers (NEL, PBL) is performed.
  • the N-type buried layers (NEL) and the P-type buried layers (PBL) are formed under the P-type epitaxial layer (P-Epi).
  • a photolithography step and a step of implanting N-type ions into the P-type epitaxial layer (P-Epi) are performed, whereby deep N-type wells (Deep NWEL) are formed in regions that are not covered by the resist.
  • a photolithography step and a step of implanting N-type ions into the P-type epitaxial layer (P-Epi) are performed, whereby N-type plugs (Nplug) are formed in regions that are not covered by the resist.
  • a photolithography step and an etching step of a silicon nitride film are performed, and an oxide film forming step is performed, whereby LOCOS is performed where SiO 2 is formed.
  • a photolithography step and a step of implanting P-type ions into the deep N-type well are performed, whereby a P-type body (Pbody) is formed in a region that is not covered by the resist.
  • a photolithography step and a step of implanting P-type ions into the deep N-type well are performed, whereby an HPOF layer is formed in a region that is not covered by the resist.
  • a photolithography step and a step of implanting N-type ions into the deep N-type well are performed, whereby low-voltage N-type wells (LV NWEL) are formed in regions that are not covered by the resist.
  • LV NWEL low-voltage N-type wells
  • a photolithography step and a step of implanting P-type ions into the P-type epitaxial layer (P-Epi) are performed, whereby a low-voltage P-type well (LV PWEL) is formed in a region that is not covered by the resist.
  • LV PWEL low-voltage P-type well
  • a step of forming polysilicon layers is performed, and a photolithography step and an etching step are performed, whereby gate layers (Poly) are formed.
  • a photolithography step and a step of implanting N-type ions are performed, whereby N-type impurity layers (N+) are formed in a surface portion of the substrate.
  • the N-type impurity layers (N+) constitute the source region, the drain region, and the like of the N-type transistor.
  • a photolithography step and a step of implanting P-type ions are performed, whereby P-type impurity layers (P+) are formed in the surface portion of the substrate.
  • the P-type impurity layers (P+) constitute the source region, the drain region, and the like of the P-type transistor.
  • CMOS complementary metal-oxide-semiconductor
  • DMOS complementary metal-oxide-semiconductor
  • FIG. 13 shows an example configuration of an electronic apparatus to which the circuit device 200 (motor driver) of this embodiment is applied.
  • the electronic apparatus includes a processing unit 300 , a storage unit 310 , an operation unit 320 , an input/output unit 330 , the circuit device 200 , a bus 340 that connects these units to one another, and a motor 280 .
  • a printer where a head and a paper feeder are controlled by motor drive is to be described as an example, this embodiment is not limited to this, but can be applied to various types of electronic apparatuses.
  • the input/output unit 330 is constituted by interfaces such as a USE connector and wireless LAN, to which image data and document data are input.
  • the input data is stored in the storage unit 310 which is an internal storage such as a DRAM, for example.
  • the processing unit 300 starts printing of data stored in the storage unit 310 .
  • the processing unit 300 issues an instruction to the circuit device 200 (motor driver) in accordance with the print layout of the data, and the circuit device 200 rotates the motor 280 based on the instruction to execute movement of the head or paper feeding.
  • circuit device 200 can keep the chopping current constant with high precision, errors in the movement of the head or the paper feeding can be prevented or reduced, permitting high-quality printing.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

An electronic circuit includes a noise source and an analog circuit and a logic circuit that may be adversely affected by noise. At least a portion of the analog circuit and the logic circuit is formed on a buried impurity layer whose conductivity is different from that of a substrate, and at least a portion of the periphery of that portion is surrounded by an impurity layer that is different from the substrate. Thus, propagation of the noise from the noise source is prevented.

Description

    BACKGROUND
  • 1. Technical Field
  • The present invention relates to a circuit device and an electronic apparatus or the like.
  • 2. Related Art
  • A technique of controlling the number of revolutions of a motor by controlling a chopping current is known as a technique for a motor driver that drives a DC motor. In this technique, a current flowing to a bridge circuit is converted to a voltage by a sense resistor, and the resultant voltage is compared with a reference voltage, to detect a chopping current. The detection result is fed back to a control circuit, to perform PWM control of a drive signal for the bridge circuit, thereby rotating a motor at a fixed rate.
  • For example, JP-A-2008-042975 discloses a technique of improving the precision of detection of the chopping current in such a motor driver. In this technique, a sense resistor is provided for each half bridge of an H-bridge, where one resistor detects that the current in the charge period has reached a predetermined current, and the other resistor detects that the current in the decay period has reached a predetermined current.
  • Not only in a motor driver as described above, but in any circuit that performs switching operation, on/off of the current is repeated by the switching operation, and this causes a problem that the potential of a substrate fluctuates. The potential fluctuation of the substrate may affect the operation of a circuit that is formed on the substrate.
  • For example, in a motor driver as described above, a large current is required to drive the motor, and on/off of the current is repeated by chopping operation. Therefore, the potential of the substrate of the motor driver fluctuates. A reference voltage generation circuit and a voltage detection circuit formed on the substrate are affected by the potential fluctuation, causing variations in the detection value of the chopping current. This then results in a decrease in the precision of the rotational speed of the motor that is controlled so as to be constant.
    • SUMMARY
  • An advantage of some aspects of the invention is providing a circuit device and an electronic apparatus or the like where the effect of the potential fluctuation of a substrate on the operation of a circuit can be reduced.
  • A first aspect of the invention relates to a circuit device including a first circuit constituted by a transistor that has a DMOS structure and is formed on a first N-type buried layer on a P-type substrate, and a second circuit constituted by a transistor that has a CMOS structure and is formed on a second N-type buried layer isolated from the first N-type buried layer.
  • According to the first aspect of the invention, the second circuit constituted by the CMOS transistor is formed on the second N-type buried layer isolated from the first N-type buried layer, so that the second circuit is isolated from the P-type substrate by the second N-type buried layer. Thus, the effect of the potential fluctuation of the substrate on the circuit operation can be reduced.
  • It is preferable that a region of the second circuit be surrounded by an N-type plug region that sets a potential of the second N-type buried layer.
  • With this configuration, the second circuit can be isolated from the P-type substrate by the second N-type buried layer and the N-type plug region surrounding the second N-type buried layer. Also, since the potential of the N-type buried layer is set by the N-type plug region, the second circuit can be electrically isolated from the P-type substrate.
  • It is preferable that the transistor having the CMOS structure be formed on a P-type layer that is formed on the second N-type buried layer.
  • With this configuration, the P-type layer that is isolated from the P-type substrate by the second N-type buried layer can be formed, and the second circuit constituted by the CMOS transistor can be formed on the isolated P-type layer.
  • It is preferable that the P-type layer be an epitaxial layer.
  • With this configuration, a P-type buried layer can be formed as the P-type layer isolated from the P-type substrate by farming an epitaxial layer on the second N-type buried layer.
  • It is preferable that the circuit device further include a pad through which a potential of the P-type substrate is supplied, a first interconnect for supplying a potential from the pad to the P-type layer, and a second interconnect for supplying a potential from the pad to the P-type substrate.
  • With this configuration, a potential can be supplied to the P-type layer isolated from the P-type substrate via a different interconnect (first interconnect) than that for the P-type substrate. Thus, conveyance of the potential fluctuation from the P-type substrate to the P-type layer via the interconnect can be prevented or reduced.
  • It is preferable that a P-type transistor of the transistor having the CMOS structure be constituted by an N-type well formed on the P-type layer, a P-type source region formed on the N-type well, and a P-type drain region formed on the N-type well, and an N-type transistor of the transistor having the CMOS structure be constituted by a P-type well formed on the P-type layer, an N-type source region formed on the P-type well, and an N-type drain region formed on the P-type well.
  • With this configuration, the second circuit constituted by the N-type transistor of the CMOS structure and the P-type transistor of the CMOS structure can be formed on the second N-type buried layer isolated from the first N-type buried layer.
  • It is preferable that an N-type transistor of the transistor having the CMOS structure have a deep N-type well formed on the first N-type buried layer, a P-type layer formed on the deep N-type well, an N-type source region formed on the P-type layer, and an N-type drain region formed on the deep N-type well.
  • It is preferable that a P-type transistor of the transistor having the DMOS structure have a deep N-type well formed on the first N-type buried layer, a P-type layer formed on the deep N-type well, a P-type source region formed on the deep N-type well, and a P-type drain region formed on the P-type layer.
  • With these configurations, the first circuit constituted by the N-type transistor of the DMOS structure or the P-type transistor of the DMOS structure can be formed on the first N-type buried layer.
  • It is preferable that the first circuit have a bridge circuit that outputs a chopping current for driving a motor, and the second circuit have a detection circuit that detects a current flowing to the bridge circuit.
  • With this configuration, a motor drive circuit that drives the motor with the chopping current can be formed of the bridge circuit and the detection circuit. Even though the switching operation of the bridge circuit causes the potential of the P-type substrate to fluctuate, detection errors of the chopping current can be reduced because the detection circuit can be isolated by the second N-type buried layer.
  • It is preferable that the detection circuit have a reference voltage generation circuit that generates a reference voltage, a voltage detection circuit that compares a voltage based on the current with the reference voltage, and a control circuit that controls the bridge circuit based on a comparison result of the voltage detection circuit.
  • With this configuration, the chopping current flowing to the motor can be controlled so as to be constant by comparing the voltage based on the chopping current with the reference voltage.
  • It is preferable that the second circuit have a circuit that controls the first circuit or a circuit that detects a voltage or a current of the first circuit.
  • With this configuration, the circuit that controls the first circuit or the circuit that detects the voltage or current of the first circuit can be isolated from the P-type substrate. Thus, the first circuit can be controlled precisely, or the voltage or current of the first circuit can be detected precisely.
  • It is preferable that the first circuit be a circuit that performs an operation of repeatedly switching an output current or an output voltage.
  • With this configuration, even if the switching operation performed by the first circuit causes the potential of the P-type substrate to fluctuate, the effect of the switching operation on the second circuit can be prevented or reduced because the second circuit is isolated from the P-type substrate.
  • A second aspect of the invention relates to an electronic apparatus including the circuit device described above.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The invention will be described with reference to the accompanying drawings, wherein like numbers reference like elements.
  • FIG. 1 shows the configuration of a substrate of a comparative example of an embodiment of the invention.
  • FIG. 2 shows an example configuration of a substrate according to the embodiment.
  • FIG. 3 shows an example configuration of a circuit device.
  • FIG. 4 is an explanatory diagram of the operation of the circuit device.
  • FIG. 5 is an explanatory diagram of the operation of the circuit device.
  • FIG. 6 is an explanatory diagram of the operation of the circuit device.
  • FIG. 7 shows a detailed example configuration of an N-type transistor having a DMOS structure.
  • FIG. 8 shows a detailed example configuration of a P-type transistor having a DMOS structure.
  • FIGS. 9A to 9E show a process flow for manufacturing a transistor having a DMOS structure.
  • FIGS. 10A to 10D show a process flow for manufacturing the transistor having the DMOS structure.
  • FIGS. 11A to 11C show a process flow for manufacturing the transistor having the DMOS structure.
  • FIGS. 12A to 12C show a process flow for manufacturing the transistor having the DMOS structure.
  • FIG. 13 shows an example configuration of an electronic apparatus.
    •  DESCRIPTION OF EXEMPLARY EMBODIMENTS
  • The following describes in detail a preferred embodiment of the invention. It should be noted that the embodiment to be described hereinafter is not intended to unduly limit the scope of the invention defined by the appended claims and that the entire configuration to be described in the embodiment is not necessarily essential as the means for achieving the invention.
  • 1. Configuration of Substrate of Comparative Example
  • FIG. 1 shows the configuration of a substrate of a comparative example of this embodiment. FIG. 1 is a cross-sectional view of a substrate of an integrated circuit device constituting a circuit device.
  • It should be noted that although a case where the circuit device is a motor driver as described later with reference to FIG. 3, for example, will be described as an example below, this embodiment is not limited to this, but can be applied to various types of circuit devices that perform switching operation of a drive current or a drive voltage. For example, this embodiment may also be applied to a switching regulator or the like that generates a desired voltage by driving an LC resonant circuit by switching a transistor.
  • Arranged on a substrate are a first region 10 where a first circuit is placed, a second region 20 where a second circuit is placed, a boundary region 31 provided at one end of the first region 10, and a boundary region 32 provided between the first region 10 and the second region 20. The first circuit is a bridge circuit (e.g., a bridge circuit 210 in FIG. 3) constituted by a double-diffused metal oxide semiconductor (DMOS) transistor. Note that the first circuit is not limited to a bridge circuit, but any circuit that performs the switching operation of a drive current can be used. The second circuit is a circuit (e.g., a detection circuit 250 in FIG. 3) constituted by a complementary metal oxide semiconductor (CMOS) transistor.
  • Here, a direction (thickness direction) perpendicular to the plane of the substrate and toward a side of the substrate on which a circuit is to be formed (the side on which various layers are to be deposited by a semiconductor process) is referred to as “upward”, and the reverse direction is referred to as “downward”.
  • In the first region 10, an N-type transistor having a DMOS structure (hereinafter referred to as an N-type DMOS) is formed. More specifically, an N-type (N+) buried layer (NBL) 51 is formed on a P-type substrate 41 that is a silicon substrate, and a deep N-type well 61 of the N-type DMOS is formed on the N-type buried layer 51. A P-type body 71 (P-type impurity layer) is formed on the source side of the deep N-type well 61, and a P-type layer 131 (P-type impurity layer) and an N-type layer 122 (N-type impurity layer) are formed on the P-type body 71. The N-type layer 122 corresponds to the source region of the N-type DMOS. An N-type layer 123 corresponding to the drain region of the N-type DMOS is formed on the drain side of the deep N-type well 61. An insulating layer 151 (e.g., LOCOS) is formed on the deep N-type well 61 so as to be in contact with the N-type layer 123, and a gate layer 141 (e.g., a polysilicon layer) is formed above the P-type body 71, the deep N-type well 61, and the insulating layer 151.
  • In the boundary region 31, an N-type plug 81 (N-type impurity layer) for supplying a potential to the N-type buried layer 51 is provided. More specifically, the N-type plug 81 is formed on the N-type buried layer 51, P- type layers 91 and 92 are formed on both sides of the N-type plug 81, and an N-type layer 121 is formed on the N-type plug 81. The potential given to the N-type layer 121 is thus supplied to the N-type buried layer 51 via the N-type plug 81. A ground voltage (low-potential side power supply voltage in a broad sense) is supplied to the N-type layer 121.
  • In a part of the boundary region 32 closer to the first region 10, an N-type plug 82 for supplying a potential to the N-type buried layer 51 is provided. The configuration of the N-type plug 82 is similar to that of the N-type plug 81. In another part of the boundary region 32 closer to the second region 20, a P-type (P+) buried layer (PBL) 101 for supplying a potential to the P-type substrate 41 is provided. More specifically, the P-type buried layer 101 is formed on the P-type substrate 41, a P-type well 111 is formed on the P-type buried layer 101, and a P-type layer 132 is formed on the P-type well 111. The potential given to the P-type layer 132 is supplied to the P-type substrate 41 via the P-type well 111 and the P-type buried layer 101. The ground voltage (low-potential side power supply voltage in a broad sense), for example, is supplied to the P-type layer 132.
  • In the second region 20, an N-type transistor (hereinafter referred to as an NMOS) and a P-type transistor (hereinafter referred to as a PMOS) of a CMOS structure are formed. More specifically, the P-type well 111 (e.g., a medium-voltage P-type well (MV PWELL)) of the NMOS is formed on the P-type substrate 41, and an N-type layer 125 and an N-type layer 126 are formed on the P-type well 111 as the N-type source region and the N-type drain region, respectively, of the NMOS. A gate layer 142 is formed above the P-type well 111 between the N- type layers 125 and 126. A P-type layer 133 for supplying a potential to the P-type well 111 is further formed on the P-type well 111. The ground voltage (low-potential side power supply voltage in a broad sense), for example, is supplied to the P-type layer 133.
  • An N-type well 112 (e.g., a medium-voltage N-type well (MV NWELL)) of the PMOS is formed on the P-type substrate 41, and a P-type layer 135 and a P-type layer 134 are formed on the N-type well 112 as the P-type source region and the drain region, respectively, of the PMOS. A gate layer 143 is formed above the N-type well 112 between the P- type layers 134 and 135. An N-type layer 127 for supplying a potential to the N-type well 112 is further formed on the N-type well 212. A power supply voltage (high-potential side power supply voltage), for example, is supplied to the N-type layer 127.
  • It should be noted that insulating layers (LOCOS) for insulation from an adjacent impurity layer are provided between the impurity layers (the N-type layers and the P-type layers) in a surface portion of the substrate, although reference numerals thereof in the drawings and a description thereof are omitted.
  • When the bridge circuit constituted by the DMOS transistors drives the motor with a chopping current, a large current flows to the drain (N-type layer 123) of the DMOS transistor. Since the large current is turned on/off (or the direction of the flow is reversed) by the chopping operation, the voltage of the drain largely fluctuates. The N-type layer 223 as the drain is connected to the N-type buried layer 51 via the deep N-type well 61, and a parasitic capacitance CP is present between the N-type buried layer 51 and the P-type substrate 41 due to their PN junction. Therefore, the voltage fluctuation at the drain is conveyed to the P-type substrate 41 via the parasitic capacitance CP, and then to the second region 20 via the P-type substrate 41. In the second region 20, where the P-type substrate 41 is in contact with the P-type well 111 and the N-type well 112 of the CMOS transistor, the voltage fluctuation of the P-type substrate 41 affects the circuit constituted by the CMOS transistor.
  • For example, in the motor driver in FIG. 3, a voltage detection circuit 220 compares a voltage VS at one terminal of a sense resistor 290 with a reference voltage VR, thereby keeping the chopping current flowing to the bridge circuit 210 constant. At this time, if the voltage detection circuit 220 and a reference voltage generation circuit 230 are affected by the voltage fluctuation of the P-type substrate 41, the reference voltage VR will fluctuate and the comparison precision of the voltage detection circuit 220 will decrease, raising the possibility of occurrence of variations in the chopping current.
  • Also, as described later with reference to FIG. 5, a regenerative current flows from the ground voltage toward a power supply voltage VBB during the decay period. For this reason, the drain voltage of a DMOS transistor Q3 becomes lower than the ground voltage due to a voltage drop of the sense resistor 290. When this occurs, in the DMOS structure in FIG. 1, the N-type buried layer 51 connected to the drain becomes lower than the ground voltage, causing a forward voltage between the N-type buried layer 51 and the P-type substrate 41. The voltage of the P-type substrate 41 will therefore be swung with the current flowing into the P-type substrate 41. Thus, there is another cause of swinging of the voltage of the P-type substrate 41, in addition to the one occurring via the parasitic capacitance CP.
  • 2. Configuration of Substrate According to Embodiment of the Invention
  • FIG. 2 shows an example configuration of a substrate according to this embodiment that can solve the problems as described above. FIG. 2 is a cross-sectional view of a substrate of an integrated circuit device constituting a circuit device (e.g., a circuit device 200 in FIG. 3).
  • On a substrate, arranged are a first region 10 where a first circuit is placed, a second region 20 where a second circuit is placed, a boundary region 31 provided at one end of the first region 10, a boundary region 32 provided between the first region 10 and the second region 20, and a boundary region 33 provided at one end of the second region 20. Since the configurations of the first region 10 and the boundary region 31 are similar to those in FIG. 1, a description of these regions is omitted here.
  • In the second region 20, an N-type buried layer 52 for isolating the CMOS transistor from the P-type substrate 41 is formed. More specifically, the N-type buried layer 52 is formed on the P-type substrate 41, and a P-type buried layer 102 is formed on the N-type buried layer 52. An NMOS transistor and a PMOS transistor are formed on the P-type buried layer 102. The configurations of these transistors are similar to those in FIG. 1.
  • In a part of the boundary region 32 closer to the first region 10, an N-type plug 82 is provided as in FIG. 1. In another part of the boundary region 32 closer to the second region 20, an N-type plug 83 for supplying a potential to the N-type buried layer 52 is provided. More specifically, the N-type plug 83 is formed on the N-type buried layer 52, P- type layers 95 and 96 are formed on both sides of the N-type plug 83, and an N-type layer 128 is formed on the N-type plug 83. The potential given to the N-type layer 128 is thus supplied to the N-type buried layer 52 via the N-type plug 83. The power supply voltage, for example, is supplied to the N-type layer 128.
  • In the boundary region 32, also, a P-type buried layer 101 for supplying a potential to the P-type substrate 41 is provided between the N-type plug 82 and the N-type plug 83. The configuration of the P-type buried layer 101 is similar to that in FIG. 1, where the ground voltage, for example, given to a P-type layer 132 is supplied to the P-type substrate 41 via a P-type well 111 and the P-type buried layer 101.
  • In the boundary region 33, an N-type plug 84 for supplying a potential to the N-type buried layer 52 is provided. The configuration of the N-type plug 84 is similar to that of the N-type plug 83 in the boundary region 32, where the power supply voltage, for example, given to an N-type layer 129 is supplied to the N-type buried layer 52 via the N-type plug 84.
  • According to the above-described embodiment, the circuit device 200 includes the first circuit (circuit that is formed in the first region 10) constituted by the transistor that has the DMOS structure and is formed on the first N-type buried layer 51 on the P-type substrate 41 and the second circuit (circuit that is formed in the second region 20) constituted by the transistor that has the CMOS structure and is formed on the second N-type buried layer 52 isolated from the first N-type buried layer 51.
  • With this configuration, having the second N-type buried layer 52 isolated from the first N-type buried layer 51, the second circuit constituted by the CMOS transistor can be isolated from the P-type substrate 41. When the DMOS transistor performs switching operation, the swing of the drain potential is conveyed from the first N-type buried layer 51 to the P-type substrate 41 via the parasitic capacitance CP, etc., as described in the comparative example shown in FIG. 1. In regard to the above, according to this embodiment, where the second circuit is isolated from the P-type substrate 41, even when the potential of the P-type substrate 41 swings, the second circuit is less likely to be affected by this swing, permitting operation with reduced errors.
  • The buried layer as used herein refers to an impurity layer formed below the impurity layers (e.g., the P-type body 71 and the deep N-type well 61 in FIG. 2) in the surface portion of the substrate. More specifically, as described later with reference to FIGS. 9A to 9E, an N-type impurity or a P-type impurity is implanted in the silicon substrate, and an epitaxial layer (silicon single-crystal layer) is grown on the impurity-implanted layer, to form a buried layer under the epitaxial layer.
  • In this embodiment, the region of the second circuit (second region 20) is surrounded by an N-type plug region (region where the N-type plugs 83 and 84 are provided as viewed from top) that sets the potential of the second N-type buried layer 52.
  • With the above configuration, a bathtub-shaped N-type region can be formed by the second N-type buried layer 52 and the N-type plug region surrounding the buried layer 52. By this N-type region, the region of the second circuit can be isolated from the P-type substrate 41. In addition, even if a swing of the potential of the P-type substrate is conveyed to the N-type buried layer 52, the second circuit region can be isolated without fail because the potential of the buried layer 52 has been set via the N-type plugs. There is also an advantage that, since the second N-type buried layer 52 can be set to a potential (e.g., a power supply voltage) higher than the P-type substrate 41, isolation can be ensured by reverse-voltage PN junction.
  • The region of a circuit as used herein refers to a region in which the circuit is placed when the substrate is viewed from top. That is to say, in a circuit layout, if the detection circuit 250 is constituted by one or more circuit blocks, the region of the detection circuit 250 refers to the region in which the layout block(s) is placed. For example, if the second circuit is the detection circuit 250 in FIG. 3, the region in which the detection circuit 250 is placed constitutes the region of the second circuit.
  • It should be noted that being “surrounded” by the N-type plug region is not limited to the case where the N-type plug region completely surround the periphery of the region (second region 20) of the second circuit when viewed from top, but may also include, for example, a case where the N-type plug region is partly broken (for example, the N-type plug region intermittently surrounds the periphery of that region). As shown in, for example, FIG. 2, the boundary region 32 includes the N-type plug 83. In the circuit device 200 shown in FIG. 3, the boundary region 32 may be provided so as to surround the periphery of the bridge circuit 210, for example. Alternatively, the boundary region 32 may be provided so as to isolate at least the bridge circuit 210 from the other circuits (detection circuit 250). In this case, the boundary region 32 is not necessarily required to be a continuous region when viewed from top, but may be partly discontinuous.
  • Moreover, in this embodiment, the transistor having the CMOS structure is formed on a P-type layer that is formed on the second N-type buried layer 52. For example, the P-type layer may be the P-type buried layer 102.
  • With this configuration, the P-type layer (P-type buried layer 102) that is isolated from the P-type substrate 41 by the second N-type buried layer 52 can be formed. Thus, the second circuit that is isolated from the primary P-type substrate 41 can be formed using that P-type layer (P-type buried layer 102) as a new P-type substrate.
  • Moreover, in this embodiment, the circuit device includes a pad (e.g., a pad connected to a terminal TVB in FIG. 3 described later) for supplying a potential of the P-type substrate 41, a first interconnect (e.g., aluminum interconnect formed on the semiconductor substrate) for supplying a potential from the pad to the P-type layer (P-type buried layer 102), and a second interconnect for supplying a potential from the pad to the P-type substrate 41.
  • With this configuration, the potential can be supplied to the P-type layer (P-type buried layer 102), which is isolated from the P-type substrate 41, via a different route (the first interconnect, the P-type layer 133, and the P-type well 111) than that to the P-type substrate 41. Thus, conveyance of the potential fluctuation from the P-type substrate 41 to the P-type layer (P-type buried layer 102) via the interconnect can be prevented or reduced.
  • The pad as used herein refers to a bonding pad formed on a semiconductor substrate. That is, the pad refers to a terminal that is included in the chip (integrated circuit device) and connected to a terminal of a package by, for example, a bonding wire or the like and that is for inputting/outputting a signal or a voltage between a circuit in the chip and an external circuit.
  • 3. Motor Driver
  • FIG. 3 shows an example configuration of a motor driver as an example configuration of a circuit device to which the above-described substrate configuration is applicable. The circuit device 200 includes the bridge circuit 210 and the detection circuit 250. The detection circuit 250 includes the voltage detection circuit 220, the reference voltage generation circuit 230, and a control circuit 240. It should be noted that although a case where the entire circuit device is constituted by a single integrated circuit device will be described as an example below, the embodiment is not limited to this. In other words, it is also possible that a portion (e.g., the bridge circuit 210 and the voltage detection circuit 220) of the circuit device is constituted by a single integrated circuit device, and the substrate configuration in FIG. 2 is applied to this integrated circuit device.
  • The bridge circuit 210 drives an external motor 280 (DC motor) based on a PWM signal from the control circuit 240. More specifically, the bridge circuit 210 includes transistors Q1 to Q4 (DMOS transistors) arranged in an H-bridge. For example, the transistors Q1 to Q4 may be of N-type, or the transistors Q1 and Q2 may be of P-type and the transistors Q3 and Q4 be of N-type.
  • The transistor Q1 is provided between the terminal TVB to which the power supply voltage VBB is supplied and a terminal OUT1 to which one end of the motor 280 is connected. The transistor Q2 is provided between the terminal TVB and a terminal OUT2 to which the other end of the motor 280 is connected. The transistor Q3 is provided between the terminal OUT1 and a terminal RNF that is connected to one end of the sense resistor 290 that receives a ground voltage at the other end. The transistor Q4 is connected between the terminal OUT2 and the terminal RNF.
  • The reference voltage generation circuit 230 is constituted by, for example, a voltage divider circuit and generates a reference voltage VR for detecting a chopping current.
  • The voltage detection circuit 220 is constituted by, for example, a comparator and performs detection of the chopping current flowing through the bridge circuit 210. More specifically, the voltage detection circuit 220 compares a voltage VS at one end of the sense resistor 290 that is input via a terminal RNFS with the reference voltage VR. If the voltage detection circuit 220 detects that the voltage VS has reached the reference voltage VR, the voltage detection circuit 220 outputs a detection signal to the control circuit 240.
  • The control circuit 240 controls the chopping operation of the bridge circuit 210. More specifically, the control circuit 240 controls the pulse width of the PWM signal based on the detection signal from the voltage detection circuit 220 so as to keep the chopping current constant. Then, the control circuit 240 generates on/off control signals for the transistors Q1 to Q4 from the PWM signal and outputs the generated on/off control signals to the gates of the transistors Q1 to Q4.
  • The operation of the circuit device 200 will be described in detail using FIGS. 4 to 6. It should be noted that a comparator 221 shown in FIG. 4 corresponds to the voltage detection circuit 220. The voltage VS at one end of the sense resistor 290 and the reference voltage VR are input to the positive input terminal and the negative input terminal, respectively, of the comparator 221. An output signal of the comparator 221 is output to the control circuit 240.
  • As shown in FIG. 6, it is assumed that driving of the motor 280 is started at time t0. When driving is started, a charge period starts as shown in FIG. 4, and the control circuit 240 turns on the transistors Q1 and Q4 and turns off the transistors Q2 and Q3. During the charge period, a drive current flows from the power supply voltage VBB to the ground voltage via the transistor Q1, the motor 280, the transistor Q4, and the sense resistor 290, as indicated by the solid arrow in FIG. 4.
  • The drive current increases with time, and the voltage VS converted by the sense resistor 290 also increases. Once the voltage VS exceeds the reference voltage VR, the output signal of the comparator 221 changes from the L level to the H level. As shown in FIG. 6, a drive current at this point in time (time t1) is the chopping current Ich. The chopping current Ich is thus detected by detection of the voltage VS.
  • In response to the change of the output signal of the comparator 221 to the H level, the control circuit 240 shifts to a decay period TD1. As shown in FIG. 5, during the decay period TD1, the control circuit 240 turns on the transistors Q2 and Q3 and turns off the transistors Q1 and Q4. A drive current (regenerative current) flows from the ground voltage to the power supply voltage VBB via the sense resistor 290, the transistor Q3, the motor 280, and the transistor Q2, as indicated by the dashed arrow in FIG. 5. As shown in FIG. 6, during the decay period TD1, the drive current decreases with time.
  • Detecting that a predetermined period of time has elapsed from the start of the decay period TD1 with, for example, a timer (counter circuit) or the like, the control circuit 240 shifts to a charge period TC1. During the charge period TC1, the drive current increases, and when the drive current reaches the chopping current Ich, the control circuit 240 shifts to a decay period TD2. After that, by repeating the above operation, the control circuit 240 performs control so as to keep the chopping current Ich constant, thereby keeping the rotational speed of the motor 280 constant.
  • It should be noted that although a case where the bridge circuit 210 is constituted by an H-bridge was described as an example above, the embodiment is not limited to this, and the bridge circuit 210 may also be constituted by a half bridge.
  • 4. DMOS Transistor
  • FIG. 7 shows a detailed example configuration of an N-type transistor having a DMOS structure. FIG. 7 is a cross-sectional view of the substrate in the thickness direction thereof. It should be noted that like components as those described with reference to FIG. 2 are denoted by like reference numerals, and a description thereof is omitted as appropriate.
  • In this example configuration, the N-type transistor having the DMOS structure described with reference to FIG. 2 is configured symmetrically. That is, the N-type layer 122 corresponding to the source region is the center of symmetry, and gate layers 141 a and 141 b, insulating layers 151 a and 151 b, and N-type layers 123 a and 123 b corresponding to the drain regions are formed on both sides of the N-type layer 122. Similarly, the deep N-type well 61 and the P-type body 71 are each formed on the N-type buried layer 51 so as to be symmetrical, where the source is the center of symmetry. The N-type plugs 81 and 82 are formed on both sides of the deep N-type well 61.
  • FIG. 8 shows a detailed example configuration of a P-type transistor having a DMOS structure. FIG. 8 is a cross-sectional view of the substrate in the thickness direction thereof.
  • In this example configuration, each layer is configured symmetrically, where a P-type layer 136 corresponding to the drain region is the center of symmetry. More specifically, an N-type buried layer 53 is formed on the P-type substrate 41, and a deep N-type well 62 is formed on the N-type buried layer 53. An HPOF 161 (P-type impurity layer) is formed on a center portion of the deep N-type well 62, and the P-type layer 136 corresponding to the drain region is formed on the HPOF 161. N- type wells 113 a and 113 b (e.g., low-voltage N-type wells (LV NWEL)) are formed on bath end portions of the deep N-type well 62, and N- type layers 171 a and 171 b as well as P- type layers 137 a and 137 b corresponding to the source regions are formed on the N-type wells 113 a and 113 h. Insulating layers 152 a and 152 b (e.g., LOCOS) are formed on both sides of the P-type layer 136 corresponding to the drain region, and gate layers 144 a and 144 b (e.g., polysilicon layers) are formed above the N- type wells 113 a and 113 b, the HPOF 161, and the insulating layers 152 a and 152 b.
  • A potential (e.g., power supply voltage) is supplied to the N-type buried layer 53 via N-type plugs 85 a and 85 b. The N-type plugs 85 a and 85 b are formed on both sides of the deep N-type well 62, and N- type layers 172 a and 172 b are formed on the N-type plugs 85 a and 85 b, respectively.
  • Note that as in the case of the N-channel, the P-type transistor having the DMOS structure may also be constituted by one gate of the two gates of the above symmetrical configuration and the drain.
  • 5. Manufacturing Process
  • A process flow for manufacturing a transistor having a DMOS structure will be described using FIGS. 9A to 12C. Note that an N-type transistor is shown on the left side of the drawings, and a P-type transistor is shown on the right side of the drawings.
  • As shown in FIG. 9A, a step of forming an oxide film (SiO2) on a P-type substrate (Psub) is performed. Then, as shown in FIG. 9B, a photolithography step is performed, and a step of etching the oxide film (SiO2) in regions that are not covered by the resist is performed. Then, as shown in FIG. 9C, a step of implanting N-type ions into the P-type substrate (Psub) is performed, whereby N-type buried layers (NEL) are formed in the regions that are not covered by the oxide film (SiO2).
  • Then, as shown in FIG. 9D, an etching step is performed to remove the oxide film (SiO2), and a photolithography step is performed. Then, a step of implanting P-type ions into the P-type substrate (Psub) is performed to form P-type buried layers (PBL) in regions that are not covered by the resist. Then, as shown in FIG. 9E, a step of forming a P-type epitaxial layer (P-Epi) on the P-type substrate (Psub) and the buried layers (NEL, PBL) is performed. In the above-described manner, the N-type buried layers (NEL) and the P-type buried layers (PBL) are formed under the P-type epitaxial layer (P-Epi).
  • Then, as shown in FIG. 10A, a photolithography step and a step of implanting N-type ions into the P-type epitaxial layer (P-Epi) are performed, whereby deep N-type wells (Deep NWEL) are formed in regions that are not covered by the resist. Then, as shown in FIG. 10B, a photolithography step and a step of implanting N-type ions into the P-type epitaxial layer (P-Epi) are performed, whereby N-type plugs (Nplug) are formed in regions that are not covered by the resist.
  • Then, as shown in FIG. 10C, a photolithography step and an etching step of a silicon nitride film are performed, and an oxide film forming step is performed, whereby LOCOS is performed where SiO2 is formed. Then, as shown in FIG. 10D, a photolithography step and a step of implanting P-type ions into the deep N-type well (Deep NWEL) are performed, whereby a P-type body (Pbody) is formed in a region that is not covered by the resist.
  • Then, as shown in FIG. 11A, a photolithography step and a step of implanting P-type ions into the deep N-type well (Deep NWEL) are performed, whereby an HPOF layer is formed in a region that is not covered by the resist. Then, as shown in FIG. 11B, a photolithography step and a step of implanting N-type ions into the deep N-type well (Deep NWEL) are performed, whereby low-voltage N-type wells (LV NWEL) are formed in regions that are not covered by the resist. Then, as shown in FIG. 11C, a photolithography step and a step of implanting P-type ions into the P-type epitaxial layer (P-Epi) are performed, whereby a low-voltage P-type well (LV PWEL) is formed in a region that is not covered by the resist.
  • Then, as shown in FIG. 12A, a step of forming polysilicon layers is performed, and a photolithography step and an etching step are performed, whereby gate layers (Poly) are formed. Then, as shown in FIG. 123, a photolithography step and a step of implanting N-type ions are performed, whereby N-type impurity layers (N+) are formed in a surface portion of the substrate. The N-type impurity layers (N+) constitute the source region, the drain region, and the like of the N-type transistor. Then, as shown in FIG. 12C, a photolithography step and a step of implanting P-type ions are performed, whereby P-type impurity layers (P+) are formed in the surface portion of the substrate. The P-type impurity layers (P+) constitute the source region, the drain region, and the like of the P-type transistor. In the above-described manner, the N-type transistor (on the left side of the paper plane) having the DMOS structure and the P-type transistor (on the right side of the paper plane) having the DMOS structure are formed.
  • It should be noted that although a description of the manufacturing process for a transistor having a CMOS structure is omitted, a semiconductor substrate having both CMOS and DMOS structures can be formed using a single manufacturing flow by forming a layer that is common to the DMOS transistor and the CMOS transistor in the same step.
  • 6. Electronic Apparatus
  • FIG. 13 shows an example configuration of an electronic apparatus to which the circuit device 200 (motor driver) of this embodiment is applied. The electronic apparatus includes a processing unit 300, a storage unit 310, an operation unit 320, an input/output unit 330, the circuit device 200, a bus 340 that connects these units to one another, and a motor 280. Note that, while a printer where a head and a paper feeder are controlled by motor drive is to be described as an example, this embodiment is not limited to this, but can be applied to various types of electronic apparatuses.
  • The input/output unit 330 is constituted by interfaces such as a USE connector and wireless LAN, to which image data and document data are input. The input data is stored in the storage unit 310 which is an internal storage such as a DRAM, for example. When receiving a print instruction via the operation unit 320, the processing unit 300 starts printing of data stored in the storage unit 310. The processing unit 300 issues an instruction to the circuit device 200 (motor driver) in accordance with the print layout of the data, and the circuit device 200 rotates the motor 280 based on the instruction to execute movement of the head or paper feeding.
  • In this embodiment, since the circuit device 200 can keep the chopping current constant with high precision, errors in the movement of the head or the paper feeding can be prevented or reduced, permitting high-quality printing.
  • While a preferred embodiment of the invention has been described in detail, it is to be easily understood by those skilled in the art that various modifications that do not substantially depart from the novel matters and advantages of the invention may be made. It is therefore construed that all of such modifications are included in the scope of the invention. For example, a term having appeared together with a broader or synonymous different term at least once in the description or any drawing can be replaced with the different term at any position in the description or the drawings. Also, any combination of the preferred embodiment and the modifications is to be included in the scope of the invention. It is also to be understood that the configurations and operations of the circuit device, the substrate, and the electronic apparatus, the technique of controlling motor drive, the method of manufacturing the semiconductor substrate, etc. are not limited to those described in the preferred embodiment, but can be altered in various ways.
  • The entire disclosure of Japanese Patent Application No. 2013-041807, filed Mar. 4, 2013 is expressly incorporated by reference herein.

Claims (13)

What is claimed is:
1. A circuit device comprising:
a first circuit constituted by a transistor that has a DMOS structure and is formed on a first N-type buried layer on a P-type substrate; and
a second circuit constituted by a transistor that has a CMOS structure and is formed on a second N-type buried layer isolated from the first N-type buried layer.
2. The circuit device according to claim 1,
wherein a region of the second circuit is surrounded by an N-type plug region that sets a potential of the second N-type buried layer.
3. The circuit device according to claim 1,
wherein the transistor having the CMOS structure is formed on a P-type layer that is formed on the second N-type buried layer.
4. The circuit device according to claim 3,
wherein the P-type layer is a P-type buried layer.
5. The circuit device according to claim 3, further comprising:
a pad through which a potential of the P-type substrate is supplied;
a first interconnect for supplying a potential from the pad to the P-type layer; and
a second interconnect for supplying a potential from the pad to the P-type substrate.
6. The circuit device according to claim 3,
wherein a P-type transistor of the transistor having the CMOS structure is constituted by an N-type well formed on the P-type layer, a P-type source region formed on the N-type well, and a P-type drain region formed on the N-type well, and
an N-type transistor of the transistor having the CMOS structure is constituted by a P-type well formed on the P-type layer, an N-type source region formed on the P-type well, and an N-type drain region formed on the P-type well.
7. The circuit device according to claim 1,
wherein an N-type transistor of the transistor having the CMOS structure has:
a deep N-type well formed on the first N-type buried layer;
a P-type layer formed on the deep N-type well;
an N-type source region formed on the P-type layer; and
an N-type drain region formed on the deep N-type well.
8. The circuit device according to claim 1,
wherein a P-type transistor of the transistor having the DMOS structure has:
a deep N-type well formed on the first N-type buried layer;
a P-type layer formed on the deep N-type well;
a P-type source region formed on the deep N-type well; and
a P-type drain region formed on the P-type layer.
9. The circuit device according to claims 1,
wherein the first circuit has a bridge circuit that outputs a chopping current for driving a motor, and
the second circuit has a detection circuit that detects a current flowing to the bridge circuit.
10. The circuit device according to claim 9,
wherein the detection circuit has:
a reference voltage generation circuit that generates a reference voltage;
a voltage detection circuit that compares a voltage based on the current with the reference voltage; and
a control circuit that controls the bridge circuit based on a comparison result of the voltage detection circuit.
11. The circuit device according to claim 1,
wherein the second circuit has a circuit that controls the first circuit or a circuit that detects a voltage or a current of the first circuit.
12. The circuit device according to claim 1,
wherein the first circuit is a circuit that performs an operation of repeatedly switching an output current or an output voltage.
13. An electronic apparatus comprising the circuit device according to claims 1.
US14/191,893 2013-03-04 2014-02-27 Circuit device and electronic apparatus Abandoned US20140247001A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/361,846 US11037927B2 (en) 2013-03-04 2019-03-22 Circuit device and electronic apparatus

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2013-041807 2013-03-04
JP2013041807A JP2014170831A (en) 2013-03-04 2013-03-04 Circuit device and electronic apparatus

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US16/361,846 Division US11037927B2 (en) 2013-03-04 2019-03-22 Circuit device and electronic apparatus

Publications (1)

Publication Number Publication Date
US20140247001A1 true US20140247001A1 (en) 2014-09-04

Family

ID=51420648

Family Applications (2)

Application Number Title Priority Date Filing Date
US14/191,893 Abandoned US20140247001A1 (en) 2013-03-04 2014-02-27 Circuit device and electronic apparatus
US16/361,846 Active 2034-03-05 US11037927B2 (en) 2013-03-04 2019-03-22 Circuit device and electronic apparatus

Family Applications After (1)

Application Number Title Priority Date Filing Date
US16/361,846 Active 2034-03-05 US11037927B2 (en) 2013-03-04 2019-03-22 Circuit device and electronic apparatus

Country Status (5)

Country Link
US (2) US20140247001A1 (en)
JP (1) JP2014170831A (en)
KR (1) KR101589144B1 (en)
CN (1) CN104038120B (en)
TW (1) TWI573400B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140286061A1 (en) * 2013-03-25 2014-09-25 Seiko Epson Corporation Circuit device and electronic apparatus
US20170092600A1 (en) * 2015-09-30 2017-03-30 Stmicroelectronics (Rousset) Sas Backside Fib Probing Detector in a Forward and Reverse Body Biasing Architecture
EP4006963A1 (en) * 2020-11-30 2022-06-01 Samsung Electronics Co., Ltd. Semiconductor device
DE102017003409B4 (en) 2017-04-07 2023-08-10 Schmidt + Clemens Gmbh + Co. Kg Pipe and device for the thermal cracking of hydrocarbons

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050025319A1 (en) * 2003-07-31 2005-02-03 Solid Acoustics Co., Ltd. Dodecahedral speaker system
US20060133189A1 (en) * 2004-12-21 2006-06-22 Taiwan Semiconductor Manufacturing Company, Ltd. N-well and N+ buried layer isolation by auto doping to reduce chip size
US7067899B2 (en) * 2003-09-29 2006-06-27 Sanyo Electric Co., Ltd. Semiconductor integrated circuit device
US7411271B1 (en) * 2007-01-19 2008-08-12 Episil Technologies Inc. Complementary metal-oxide-semiconductor field effect transistor
US20100301413A1 (en) * 2009-05-29 2010-12-02 Silergy Technology Fabrication of lateral double-diffused metal oxide semiconductor (LDMOS) devices
US20130265086A1 (en) * 2012-04-06 2013-10-10 Hoon Chang Semiconductor Devices Including a Guard Ring and Related Semiconductor Systems
US20130270606A1 (en) * 2012-04-17 2013-10-17 Freescale Semiconductor, Inc. Semiconductor Device with Integrated Breakdown Protection

Family Cites Families (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000077532A (en) 1998-09-03 2000-03-14 Mitsubishi Electric Corp Semiconductor device and manufacture thereof
KR20020043996A (en) * 2000-12-05 2002-06-14 Korea Electronics Telecomm The fabrication method of high current power IC with horizontal typed trench gate DMOS device
JP2003142685A (en) * 2001-11-06 2003-05-16 Nec Electronics Corp Semiconductor device
JP2003197792A (en) * 2001-12-28 2003-07-11 Sanyo Electric Co Ltd Semiconductor device
US7939420B2 (en) 2002-08-14 2011-05-10 Advanced Analogic Technologies, Inc. Processes for forming isolation structures for integrated circuit devices
US8089129B2 (en) 2002-08-14 2012-01-03 Advanced Analogic Technologies, Inc. Isolated CMOS transistors
US20080197408A1 (en) 2002-08-14 2008-08-21 Advanced Analogic Technologies, Inc. Isolated quasi-vertical DMOS transistor
US7741661B2 (en) 2002-08-14 2010-06-22 Advanced Analogic Technologies, Inc. Isolation and termination structures for semiconductor die
US7825488B2 (en) 2006-05-31 2010-11-02 Advanced Analogic Technologies, Inc. Isolation structures for integrated circuits and modular methods of forming the same
US6943426B2 (en) 2002-08-14 2005-09-13 Advanced Analogic Technologies, Inc. Complementary analog bipolar transistors with trench-constrained isolation diffusion
US7834421B2 (en) 2002-08-14 2010-11-16 Advanced Analogic Technologies, Inc. Isolated diode
US7812403B2 (en) 2002-08-14 2010-10-12 Advanced Analogic Technologies, Inc. Isolation structures for integrated circuit devices
US8513087B2 (en) 2002-08-14 2013-08-20 Advanced Analogic Technologies, Incorporated Processes for forming isolation structures for integrated circuit devices
US7667268B2 (en) 2002-08-14 2010-02-23 Advanced Analogic Technologies, Inc. Isolated transistor
US7902630B2 (en) 2002-08-14 2011-03-08 Advanced Analogic Technologies, Inc. Isolated bipolar transistor
US6900091B2 (en) * 2002-08-14 2005-05-31 Advanced Analogic Technologies, Inc. Isolated complementary MOS devices in epi-less substrate
US7956391B2 (en) 2002-08-14 2011-06-07 Advanced Analogic Technologies, Inc. Isolated junction field-effect transistor
US6855985B2 (en) * 2002-09-29 2005-02-15 Advanced Analogic Technologies, Inc. Modular bipolar-CMOS-DMOS analog integrated circuit & power transistor technology
AU2003283750A1 (en) 2002-12-10 2004-06-30 Koninklijke Philips Electronics N.V. Integrated half-bridge power circuit
US7304354B2 (en) 2004-02-17 2007-12-04 Silicon Space Technology Corp. Buried guard ring and radiation hardened isolation structures and fabrication methods
US7238986B2 (en) 2004-05-03 2007-07-03 Texas Instruments Incorporated Robust DEMOS transistors and method for making the same
US7427795B2 (en) * 2004-06-30 2008-09-23 Texas Instruments Incorporated Drain-extended MOS transistors and methods for making the same
EP1650862B1 (en) * 2004-10-22 2019-08-07 Dialog Semiconductor GmbH System-on-chip for high voltage applications
JP5063865B2 (en) * 2005-03-30 2012-10-31 オンセミコンダクター・トレーディング・リミテッド Semiconductor device
CN100449782C (en) * 2005-04-29 2009-01-07 崇贸科技股份有限公司 Metal oxide semiconductor field-effect transistor with isolating structure and its production
JP5060750B2 (en) 2006-08-02 2012-10-31 ローム株式会社 Motor drive circuit and electronic device using the same
TWI352428B (en) * 2006-11-17 2011-11-11 Episil Technologies Inc Semiconductor device and complementary metal oxide
US7514754B2 (en) * 2007-01-19 2009-04-07 Episil Technologies Inc. Complementary metal-oxide-semiconductor transistor for avoiding a latch-up problem
US7737526B2 (en) 2007-03-28 2010-06-15 Advanced Analogic Technologies, Inc. Isolated trench MOSFET in epi-less semiconductor sustrate
US7795681B2 (en) 2007-03-28 2010-09-14 Advanced Analogic Technologies, Inc. Isolated lateral MOSFET in epi-less substrate
US8264038B2 (en) * 2008-08-07 2012-09-11 Texas Instruments Incorporated Buried floating layer structure for improved breakdown
KR101126933B1 (en) * 2008-09-02 2012-03-20 주식회사 동부하이텍 Bipolar junction transistor of poly-emitter type, Bipolar CMOS DMOS device, manufacturing method of bipolar junction transistor of poly-emitter type and manufacturing method of Bipolar CMOS DMOS device
JP5641638B2 (en) * 2010-02-03 2014-12-17 ローム株式会社 Abnormality detection circuit, load drive device, electrical equipment
WO2011161748A1 (en) * 2010-06-21 2011-12-29 ルネサスエレクトロニクス株式会社 Semiconductor device and method for manufacturing same
JP5662108B2 (en) 2010-11-05 2015-01-28 セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー Semiconductor device
US8530298B2 (en) * 2011-11-01 2013-09-10 Texas Instruments Incorporated Radiation hardened integrated circuit

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050025319A1 (en) * 2003-07-31 2005-02-03 Solid Acoustics Co., Ltd. Dodecahedral speaker system
US7067899B2 (en) * 2003-09-29 2006-06-27 Sanyo Electric Co., Ltd. Semiconductor integrated circuit device
US20060133189A1 (en) * 2004-12-21 2006-06-22 Taiwan Semiconductor Manufacturing Company, Ltd. N-well and N+ buried layer isolation by auto doping to reduce chip size
US7411271B1 (en) * 2007-01-19 2008-08-12 Episil Technologies Inc. Complementary metal-oxide-semiconductor field effect transistor
US20100301413A1 (en) * 2009-05-29 2010-12-02 Silergy Technology Fabrication of lateral double-diffused metal oxide semiconductor (LDMOS) devices
US20130265086A1 (en) * 2012-04-06 2013-10-10 Hoon Chang Semiconductor Devices Including a Guard Ring and Related Semiconductor Systems
US20130270606A1 (en) * 2012-04-17 2013-10-17 Freescale Semiconductor, Inc. Semiconductor Device with Integrated Breakdown Protection

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140286061A1 (en) * 2013-03-25 2014-09-25 Seiko Epson Corporation Circuit device and electronic apparatus
US9337749B2 (en) * 2013-03-25 2016-05-10 Seiko Epson Corporation Abnormal H-bridge gate voltage detection
US20170092600A1 (en) * 2015-09-30 2017-03-30 Stmicroelectronics (Rousset) Sas Backside Fib Probing Detector in a Forward and Reverse Body Biasing Architecture
US9754902B2 (en) * 2015-09-30 2017-09-05 Stmicroelectronics (Rousset) Backside fib probing detector in a forward and reverse body biasing architecture
US9935062B2 (en) 2015-09-30 2018-04-03 Stmicroelectronics (Rousset) Sas Backside fib probing detector in a forward and reverse body biasing architecture
DE102017003409B4 (en) 2017-04-07 2023-08-10 Schmidt + Clemens Gmbh + Co. Kg Pipe and device for the thermal cracking of hydrocarbons
EP4006963A1 (en) * 2020-11-30 2022-06-01 Samsung Electronics Co., Ltd. Semiconductor device
US11990475B2 (en) 2020-11-30 2024-05-21 Samsung Electronics Co., Ltd. Semiconductor device

Also Published As

Publication number Publication date
KR20140110734A (en) 2014-09-17
CN104038120A (en) 2014-09-10
US11037927B2 (en) 2021-06-15
KR101589144B1 (en) 2016-01-27
CN104038120B (en) 2018-04-27
US20190221566A1 (en) 2019-07-18
TWI573400B (en) 2017-03-01
JP2014170831A (en) 2014-09-18
TW201440439A (en) 2014-10-16

Similar Documents

Publication Publication Date Title
US11037927B2 (en) Circuit device and electronic apparatus
JP6384201B2 (en) Integrated circuit device and electronic apparatus
US9154063B2 (en) Circuit device and electronic apparatus
US9915967B2 (en) Circuit device and electronic apparatus
US10040283B2 (en) Semiconductor device and liquid discharge head substrate
US20140286061A1 (en) Circuit device and electronic apparatus
JP2003258117A (en) Semiconductor device
US20240222364A1 (en) Integrated circuit and method of manufacturing
JP2012134284A (en) Semiconductor device and method of manufacturing the same
JP6269797B2 (en) Circuit device and electronic device
JP2017139503A (en) Circuit device and electronic apparatus
CN112436005B (en) Semiconductor device with a semiconductor device having a plurality of semiconductor chips
US9337180B2 (en) Semiconductor device and manufacturing method of semiconductor device
TW201817013A (en) Semiconductor device
JP2004241562A (en) Semiconductor device for static electricity protection and semiconductor device
JP2003229502A (en) Semiconductor device
JP2006100617A (en) Semiconductor device and its driving method
JP2009043824A (en) Semiconductor device, and manufacturing method for semiconductor device
JP2000307014A (en) Cmos integrated circuit
JP2004241563A (en) Semiconductor device for static electricity protection and semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: SEIKO EPSON CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MORIYA, ISAMU;YAMADA, ATSUSHI;REEL/FRAME:032313/0162

Effective date: 20140203

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION