US20140155009A1 - Crystal control scheme to improve performance of a receiver - Google Patents
Crystal control scheme to improve performance of a receiver Download PDFInfo
- Publication number
- US20140155009A1 US20140155009A1 US14/174,782 US201414174782A US2014155009A1 US 20140155009 A1 US20140155009 A1 US 20140155009A1 US 201414174782 A US201414174782 A US 201414174782A US 2014155009 A1 US2014155009 A1 US 2014155009A1
- Authority
- US
- United States
- Prior art keywords
- signal
- oscillator
- circuit
- strength
- incoming signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/10—Means associated with receiver for limiting or suppressing noise or interference
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/10—Means associated with receiver for limiting or suppressing noise or interference
- H04B1/109—Means associated with receiver for limiting or suppressing noise or interference by improving strong signal performance of the receiver when strong unwanted signals are present at the receiver input
Definitions
- the present invention relates to communication systems, and more particularly to minimizing the spur in such systems.
- controlling the spur of a crystal oscillator is achieved through careful floor-planning or by ensuring that the crystal oscillator is spaced away from other circuits whose performance can be adversely affected by the crystal oscillator.
- a circuit in accordance with one embodiment of the present invention, includes, in part, a receiver, a received signal strength indicator, and an oscillator.
- the receiver is adapted to receive an incoming signal and an oscillating signal.
- the received signal strength indicator (RSSI) is responsive to the receiver and generates an output signal representative of the strength of the incoming signal.
- the oscillator is adapted to receive different biasing conditions in response to the output signal of the RSSI. The oscillator generates the oscillating signal received by the receiver.
- the oscillator receives a first biasing condition when the incoming signal is detected as having a strength lower than or equal to a predetermined threshold value and a second biasing condition when the incoming signal is detected as having a strength higher than the predetermined threshold value.
- the first biasing condition is defined by a. first current
- the second biasing condition is defined by a sum of the first current and a second current.
- the output signal of the RSSI is in a first state when the incoming signal is detected as having a strength higher than a predetermined threshold value and a second state when the incoming signal is detected as having a strength equal to or less than. the predetermined threshold value.
- the circuit further includes, in part, a control loop adapted to supply a reference clock signal to the oscillator in response to the output signal of the RSSI.
- the control loop is selected from a group consisting of a phased-locked loop, a delay-locked loop, and a frequency-locked loop.
- the circuit is a wireless receiving circuit.
- the oscillator is a crystal oscillator.
- a method of controlling the biasing condition of an oscillator includes, in part, receiving an incoming signal and an oscillating signal, generating an output signal representative of a strength. of the incoming signal, and varying the biasing condition applied to an oscillator in response to an output signal of the RSSI.
- the oscillator generates the oscillating signal.
- the method further includes, applying a first biasing condition when the incoming signal is detected as having a strength lower than or equal to a predetermined threshold strength, and applying a second biasing condition when the incoming signal is detected as having a strength higher than the predetermined threshold value.
- the first biasing condition is defined by a first current
- the second biasing condition is defined by a sum of the first current and a second current.
- the method further includes placing the output signal in a first state when the incoming signal is detected as having a strength higher than the predetermined threshold value, and placing the output signal in a second state when the incoming signal is detected as having a strength equal to or less than the predetermined threshold value.
- the method further includes using a control loop to supply a reference clock signal to the oscillator in response to the output signal.
- the control loop may be a. phased-locked loop, a delay-locked loop, or a frequency-locked loop
- the incoming signal is a wireless signal received via an antenna.
- the oscillator is a crystal oscillator.
- FIG. 1 is a block diagram of a receiving circuit adapted to dynamically control the biasing condition of a crystal oscillator disposed therein, in accordance with one exemplary embodiment of the present invention.
- FIG. 2 shows a number of blocks of the receiver of FIG. 1 , in accordance with one exemplary embodiment of the present invention.
- FIG. 3 is a simplified schematic diagram of the crystal oscillator of FIG. 1 and its biasing circuit, in accordance with one exemplary embodiment of the present invention.
- FIG. 1 is a block diagram of a receiving circuit 100 adapted to dynamically control the biasing condition of the crystal oscillator disposed therein, in accordance with one exemplary embodiment of the present invention.
- Receiving circuit 100 is shown as including, in part, a receiver 102 , a received signal strength indicator (RSSI) 104 , a crystal oscillator 106 , and a phase-locked loop 108 .
- Receiver 102 receives incoming (desired) signals via antenna 110 .
- the following description of the embodiments of the present invention are described with respect to a wireless receiver. It is understood, however, that receiver 102 may be any receiver, wireless or otherwise, that is sensitive to spur.
- embodiment of the present invention are applicable to any other circuit, receiving circuit or otherwise, that receives a clock signal from a crystal oscillator.
- FIG. 2 shows a number of blocks of receiver 102 .
- Receiver 102 is shown as including, in part, a low-noise amplifier 122 , a mixer 124 , and a low-pass filter 126 .
- Low-noise amplifier (LNA) 122 amplifies the incoming signal it receives from antenna 110 and supplies the amplified signal to mixer 124 .
- Mixer 124 is adapted to convert the frequency of the signal it receives from LNA 122 .
- Low-pass filter 126 is adapted to filter out undesired signals that may be present in the output signal of mixer 124 .
- phase-locked loop 108 supplies the local oscillating LO signal to mixer 124 in response to the reference clock signal Ref_elk that phase-locked loop 108 receives from crystal oscillator 106 .
- phase-locked loop 108 may be disposed in receiver 102 .
- any other control loop such as a delay-locked loop, frequency-locked loop, or the like, may be used in place of the phase-locked loop.
- RSSI 104 monitors the strength of the desired incoming signal supplied by receiver 102 . If the signal supplied by receiver 102 has a strength smaller than or equal to a predefined threshold value, the output signal S of RSSI 104 is set to a first logic level (e.g., low logic level). Conversely, if the signal supplied by receiver 102 has a strength greater than a predefined threshold value, the output signal S of RSSI 104 is set to a second, complementary logic level (e.g., high logic level).
- Signal S is a feedback signal that is used to control the biasing condition of crystal oscillator 106 , as described further below.
- the receiver When the received incoming signal is weak, the receiver is more sensitive to spur and to the harmonics of the LO signal. Accordingly, in response to the first logic level of signal S, i.e., in response to detecting that the output signal of the receiver has a strength lower than or equal to the predefined (predetermined) threshold value, the biasing applied to the crystal oscillator is decreased. Lowering the biasing applied to crystal oscillator 106 , lowers the amplitude (the peak-to-peak swing) of the oscillating signal that crystal oscillator 106 generates, which, in turn, reduces the spur to which the receiver is sensitive.
- the biasing applied to the crystal is increased.
- Increasing the biasing applied to crystal oscillator 106 increases the amplitude of the oscillating that signal crystal oscillator 106 generates, which, in turn, increases the signal-to-noise ratio.
- FIG. 3 is a simplified schematic diagram of an exemplary embodiment of crystal oscillator 106 and current sources 202 (I 1 ) and 204 (I 2 ) used in biasing it, in accordance with one embodiment of the present invention.
- Crystal 146 is shown as being coupled to capacitors 148 , 150 , as well as to gain stage 152 .
- Signal S generated by RSSI 104 (see FIG. 1 ) is shown as controlling the amount of current that is supplied to the crystal oscillator.
- signal S When the incoming signal is detected as being weak, as described above, signal S is placed in the first logic state which causes switch SW 1 to be open, thereby enabling only current level I 1 to be supplied to crystal oscillator 106 .
- signal S is placed in the second logic state which causes switch SW 1 to be closed, thereby enabling current I 2 in addition to current I 1 to be supplied to crystal oscillator 106 .
Abstract
A circuit includes, in part, a receiver, a received signal strength indicator (RSSI), and an oscillator. The receiver receives an incoming signal and an oscillating signal. The RSSI is responsive to the receiver and generates an output signal representative of the strength of the incoming signal. The oscillator receives different biasing conditions in response to different outputs of the RSSI. The oscillator generates the oscillating signal received by the receiver. The oscillator receives a first biasing condition when the incoming signal is detected as having a strength lower than or equal to a predetermined threshold value and a second biasing condition when the incoming signal is detected as having a strength higher than the predetermined threshold value. The first biasing condition may be defined by a first current, and the second biasing condition may be defined by a sum of the first current and a second current.
Description
- This application claims priority to and is a continuation of U.S. application Ser. No. 12/944,679, filed Nov. 11, 2010, and entitled “CRYSTAL CONTROL SCHEME TO IMPROVE PERFORMANCE OF A RECEIVER”, which application claims benefit under 35 USC 119(e) of U.S. provisional application No. 61/260,322, filed Nov. 11, 2009, and entitled “CRYSTAL CONTROL SCHEME TO IMPROVE PERFORMANCE OF A RECEIVER,” the contents of which are incorporated herein by reference in their entirety.
- The present invention relates to communication systems, and more particularly to minimizing the spur in such systems.
- In conventional systems, controlling the spur of a crystal oscillator is achieved through careful floor-planning or by ensuring that the crystal oscillator is spaced away from other circuits whose performance can be adversely affected by the crystal oscillator.
- A circuit, in accordance with one embodiment of the present invention, includes, in part, a receiver, a received signal strength indicator, and an oscillator. The receiver is adapted to receive an incoming signal and an oscillating signal. The received signal strength indicator (RSSI) is responsive to the receiver and generates an output signal representative of the strength of the incoming signal. The oscillator is adapted to receive different biasing conditions in response to the output signal of the RSSI. The oscillator generates the oscillating signal received by the receiver.
- In one embodiment, the oscillator receives a first biasing condition when the incoming signal is detected as having a strength lower than or equal to a predetermined threshold value and a second biasing condition when the incoming signal is detected as having a strength higher than the predetermined threshold value. In one embodiment, the first biasing condition is defined by a. first current, and the second biasing condition is defined by a sum of the first current and a second current.
- In one embodiment, the output signal of the RSSI is in a first state when the incoming signal is detected as having a strength higher than a predetermined threshold value and a second state when the incoming signal is detected as having a strength equal to or less than. the predetermined threshold value. In one embodiment, the circuit further includes, in part, a control loop adapted to supply a reference clock signal to the oscillator in response to the output signal of the RSSI. in one embodiment, the control loop is selected from a group consisting of a phased-locked loop, a delay-locked loop, and a frequency-locked loop. In one embodiment, the circuit is a wireless receiving circuit. In one embodiment, the oscillator is a crystal oscillator.
- A method of controlling the biasing condition of an oscillator, in accordance with one embodiment of the present invention, includes, in part, receiving an incoming signal and an oscillating signal, generating an output signal representative of a strength. of the incoming signal, and varying the biasing condition applied to an oscillator in response to an output signal of the RSSI. The oscillator generates the oscillating signal.
- In one embodiment, the method further includes, applying a first biasing condition when the incoming signal is detected as having a strength lower than or equal to a predetermined threshold strength, and applying a second biasing condition when the incoming signal is detected as having a strength higher than the predetermined threshold value. In one embodiment, the first biasing condition is defined by a first current, and the second biasing condition is defined by a sum of the first current and a second current.
- In one embodiment, the method further includes placing the output signal in a first state when the incoming signal is detected as having a strength higher than the predetermined threshold value, and placing the output signal in a second state when the incoming signal is detected as having a strength equal to or less than the predetermined threshold value. In one embodiment, the method further includes using a control loop to supply a reference clock signal to the oscillator in response to the output signal. In one embodiment, the control loop may be a. phased-locked loop, a delay-locked loop, or a frequency-locked loop, In one embodiment, the incoming signal is a wireless signal received via an antenna. In one embodiment, the oscillator is a crystal oscillator.
-
FIG. 1 is a block diagram of a receiving circuit adapted to dynamically control the biasing condition of a crystal oscillator disposed therein, in accordance with one exemplary embodiment of the present invention. -
FIG. 2 shows a number of blocks of the receiver ofFIG. 1 , in accordance with one exemplary embodiment of the present invention. -
FIG. 3 is a simplified schematic diagram of the crystal oscillator ofFIG. 1 and its biasing circuit, in accordance with one exemplary embodiment of the present invention. -
FIG. 1 is a block diagram of areceiving circuit 100 adapted to dynamically control the biasing condition of the crystal oscillator disposed therein, in accordance with one exemplary embodiment of the present invention. Receivingcircuit 100 is shown as including, in part, areceiver 102, a received signal strength indicator (RSSI) 104, acrystal oscillator 106, and a phase-lockedloop 108.Receiver 102 receives incoming (desired) signals viaantenna 110. The following description of the embodiments of the present invention are described with respect to a wireless receiver. It is understood, however, thatreceiver 102 may be any receiver, wireless or otherwise, that is sensitive to spur. Furthermore, embodiment of the present invention are applicable to any other circuit, receiving circuit or otherwise, that receives a clock signal from a crystal oscillator. -
FIG. 2 shows a number of blocks ofreceiver 102.Receiver 102 is shown as including, in part, a low-noise amplifier 122, amixer 124, and a low-pass filter 126. Low-noise amplifier (LNA) 122 amplifies the incoming signal it receives fromantenna 110 and supplies the amplified signal to mixer 124.Mixer 124 is adapted to convert the frequency of the signal it receives fromLNA 122. Low-pass filter 126 is adapted to filter out undesired signals that may be present in the output signal ofmixer 124. - Referring to
FIGS. 1 and 2 concurrently, phase-lockedloop 108 supplies the local oscillating LO signal to mixer 124 in response to the reference clock signal Ref_elk that phase-lockedloop 108 receives fromcrystal oscillator 106. In some embodiment, phase-lockedloop 108 may be disposed inreceiver 102. Furthermore, in other embodiments, any other control loop, such as a delay-locked loop, frequency-locked loop, or the like, may be used in place of the phase-locked loop. - During operation, RSSI 104 monitors the strength of the desired incoming signal supplied by
receiver 102. If the signal supplied byreceiver 102 has a strength smaller than or equal to a predefined threshold value, the output signal S of RSSI 104 is set to a first logic level (e.g., low logic level). Conversely, if the signal supplied byreceiver 102 has a strength greater than a predefined threshold value, the output signal S of RSSI 104 is set to a second, complementary logic level (e.g., high logic level). Signal S is a feedback signal that is used to control the biasing condition ofcrystal oscillator 106, as described further below. - When the received incoming signal is weak, the receiver is more sensitive to spur and to the harmonics of the LO signal. Accordingly, in response to the first logic level of signal S, i.e., in response to detecting that the output signal of the receiver has a strength lower than or equal to the predefined (predetermined) threshold value, the biasing applied to the crystal oscillator is decreased. Lowering the biasing applied to
crystal oscillator 106, lowers the amplitude (the peak-to-peak swing) of the oscillating signal thatcrystal oscillator 106 generates, which, in turn, reduces the spur to which the receiver is sensitive. - In response to the second logic level of signal S, i.e., in response to detecting that the output signal of the receiver has a strength higher than the predefined threshold value, the biasing applied to the crystal is increased. Increasing the biasing applied to
crystal oscillator 106, increases the amplitude of the oscillating thatsignal crystal oscillator 106 generates, which, in turn, increases the signal-to-noise ratio. -
FIG. 3 is a simplified schematic diagram of an exemplary embodiment ofcrystal oscillator 106 and current sources 202 (I1) and 204 (I2) used in biasing it, in accordance with one embodiment of the present invention. Crystal 146 is shown as being coupled tocapacitors stage 152. Signal S generated by RSSI 104 (seeFIG. 1 ) is shown as controlling the amount of current that is supplied to the crystal oscillator. When the incoming signal is detected as being weak, as described above, signal S is placed in the first logic state which causes switch SW1 to be open, thereby enabling only current level I1 to be supplied tocrystal oscillator 106. When the incoming signal is detected as being relatively strong, as described above, signal S is placed in the second logic state which causes switch SW1 to be closed, thereby enabling current I2 in addition to current I1 to be supplied tocrystal oscillator 106. - The above embodiments of the present invention are illustrative and not limitative. Various alternatives and equivalents are possible. Other additions, subtractions or modifications are obvious in view of the present invention and are intended to fall within the scope of the appended claims.
Claims (16)
1. A circuit comprising:
a receiver receiving an incoming signal and an oscillating signal;
a received signal strength indicator (RSSI) responsive to the receiver and adapted to generate an output signal representative of a strength of the incoming signal; and
an oscillator adapted to receive different biasing conditions in response to different output signals of the RSSI, said oscillator generating the oscillating signal.
2. The circuit of claim 1 wherein the oscillator receives a first biasing condition when the incoming signal is detected as having a strength lower than or equal to a predetermined threshold value and a second biasing condition when the incoming signal is detected as having a strength higher than the predetermined threshold value.
3. The circuit of claim 1 wherein said first biasing condition is defined by a first current, and wherein said second biasing condition is defined by a sum of the first current and a second current.
4. The circuit of claim 1 wherein the output signal of the RSSI is in a first state when the incoming signal is detected as having a strength higher than a predetermined threshold value and a second state when the incoming signal is detected as having a strength equal to or less than the predetermined threshold value.
5. The circuit of claim 1 wherein the circuit further comprises a control loop adapted to supply a reference clock signal to the oscillator in response to the output signal of the RSSI.
6. The circuit of claim 5 wherein said control loop is selected from a group consisting of a phased-locked loop, a delay-locked loop, and a frequency-locked loop.
7. The circuit of claim 5 wherein said circuit is a wireless receiving circuit.
8. The circuit of claim 7 wherein said oscillator is a crystal oscillator.
9. A method of controlling a biasing condition of an oscillator, the method comprising:
receiving an incoming signal and an oscillating signal;
generating an output signal representative of a strength of the incoming signal; and
varying the biasing condition applied to the oscillator in response to the output signal, said oscillator generating the oscillating signal.
10. The method of claim 9 further comprising:
applying a first biasing condition when the incoming signal is detected as having a strength lower than or equal to a predetermined threshold value; and
applying a second biasing condition when the incoming signal is detected as having a strength higher than the predetermined threshold value.
11. The method of claim 9 wherein said first biasing condition is defined by a first current, and wherein said second biasing condition is defined by a sum of the first current and a second current.
12. The method of claim 9 further comprising:
placing the output signal in a first state when the incoming signal is detected as having a strength higher than a predetermined threshold value; and
placing the output signal in a second state when the incoming signal is detected as having a strength equal to or less than the predetermined threshold value.
13. The method of claim 9 further comprising:
using a control loop to supply a reference clock signal to the oscillator in response to the output signal.
14. The method of claim 13 wherein said control loop is selected from a group consisting of a phased-locked loop, a delay-locked loop, and a frequency-locked loop.
15. The circuit of claim 13 wherein said incoming signal is a wireless signal received via an antenna.
16. The circuit of claim 15 wherein said oscillator is a crystal oscillator.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/174,782 US20140155009A1 (en) | 2009-11-11 | 2014-02-06 | Crystal control scheme to improve performance of a receiver |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US26032209P | 2009-11-11 | 2009-11-11 | |
US12/944,679 US8670736B2 (en) | 2009-11-11 | 2010-11-11 | Crystal control scheme to improve performance of a receiver |
US14/174,782 US20140155009A1 (en) | 2009-11-11 | 2014-02-06 | Crystal control scheme to improve performance of a receiver |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/944,679 Continuation US8670736B2 (en) | 2009-11-11 | 2010-11-11 | Crystal control scheme to improve performance of a receiver |
Publications (1)
Publication Number | Publication Date |
---|---|
US20140155009A1 true US20140155009A1 (en) | 2014-06-05 |
Family
ID=43992043
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/944,679 Active 2031-03-27 US8670736B2 (en) | 2009-11-11 | 2010-11-11 | Crystal control scheme to improve performance of a receiver |
US14/174,782 Abandoned US20140155009A1 (en) | 2009-11-11 | 2014-02-06 | Crystal control scheme to improve performance of a receiver |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/944,679 Active 2031-03-27 US8670736B2 (en) | 2009-11-11 | 2010-11-11 | Crystal control scheme to improve performance of a receiver |
Country Status (2)
Country | Link |
---|---|
US (2) | US8670736B2 (en) |
WO (1) | WO2011060198A1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2011060198A1 (en) * | 2009-11-11 | 2011-05-19 | Maxlinear, Inc. | Crystal control scheme to improve preformance of a receiver |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110053537A1 (en) * | 2009-08-31 | 2011-03-03 | Krishnasawamy Nagaraj | Frequency modulation receiver with a low power frequency synthesizer |
US8670736B2 (en) * | 2009-11-11 | 2014-03-11 | Maxlinear, Inc. | Crystal control scheme to improve performance of a receiver |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5422911A (en) | 1993-09-17 | 1995-06-06 | Motorola, Inc. | Frequency walled phase lock loop |
US7151915B2 (en) | 2001-09-26 | 2006-12-19 | Nokia Corporation | Dual mode voltage controlled oscillator having controllable bias modes and power consumption |
US6687491B2 (en) | 2002-01-18 | 2004-02-03 | Sony Corporation | Direct conversion of low power high linearity receiver |
US20050114023A1 (en) | 2003-11-26 | 2005-05-26 | Williamson Walton R. | Fault-tolerant system, apparatus and method |
CA2467201A1 (en) | 2004-05-13 | 2005-11-13 | Sirific Wireless Corporation | Dynamic and static spurious correction and control |
US7532160B1 (en) | 2004-07-30 | 2009-05-12 | Novariant, Inc. | Distributed radio frequency ranging signal receiver for navigation or position determination |
US8243864B2 (en) | 2004-11-19 | 2012-08-14 | Qualcomm, Incorporated | Noise reduction filtering in a wireless communication system |
US8295371B2 (en) | 2006-07-14 | 2012-10-23 | Qualcomm Incorporated | Multi-carrier receiver for wireless communication |
US8437721B2 (en) | 2009-04-26 | 2013-05-07 | Qualcomm Incorporated | Jammer detection based adaptive PLL bandwidth adjustment in FM receiver |
US8515375B2 (en) | 2009-11-11 | 2013-08-20 | Maxlinear, Inc. | Dynamic bandwidth control scheme of a Frac-N PLL in a receiver |
-
2010
- 2010-11-11 WO PCT/US2010/056422 patent/WO2011060198A1/en active Application Filing
- 2010-11-11 US US12/944,679 patent/US8670736B2/en active Active
-
2014
- 2014-02-06 US US14/174,782 patent/US20140155009A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110053537A1 (en) * | 2009-08-31 | 2011-03-03 | Krishnasawamy Nagaraj | Frequency modulation receiver with a low power frequency synthesizer |
US8670736B2 (en) * | 2009-11-11 | 2014-03-11 | Maxlinear, Inc. | Crystal control scheme to improve performance of a receiver |
Also Published As
Publication number | Publication date |
---|---|
WO2011060198A1 (en) | 2011-05-19 |
US8670736B2 (en) | 2014-03-11 |
US20110281542A1 (en) | 2011-11-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4235454B2 (en) | AGC method of highly integrated communication receiver | |
US7729675B2 (en) | Reducing noise during a gain change | |
US20070049228A1 (en) | High-frequency receiver | |
US20140106696A1 (en) | Dynamic bandwidth control scheme of a frac-n pll in a receiver | |
US8135368B2 (en) | Receiver | |
US7756499B2 (en) | Receiver and amplification-gain controlling device thereof | |
JPWO2005053171A1 (en) | Automatic gain controller | |
US6968220B2 (en) | RF receiver with power off control | |
KR100751434B1 (en) | Single tone detection and adaptive gain control for direct conversion receivers | |
US9007245B2 (en) | Semiconductor device having Analog-to-Digital Converter with gain-dependent dithering and communication apparatus | |
US8670736B2 (en) | Crystal control scheme to improve performance of a receiver | |
US6396354B1 (en) | PLL detection circuit with lock judgement circuit | |
JP4554505B2 (en) | Digital signal receiver | |
JP2002016462A (en) | Receiving circuit and receiving gain control method | |
US9008600B2 (en) | Wireless communication receiver having one signal processing circuit whose operation mode is adjusted by monitoring signal level of specific signal of preceding signal processing circuit and related wireless communication method | |
US8896390B2 (en) | Circuit of inductance/capacitance (LC) voltage-control oscillator | |
US7880525B2 (en) | Signal processing device having a variable current source | |
KR100539867B1 (en) | Local oscillation frequency automatic control device of wireless terminal | |
JP2007324918A (en) | Antenna attenuator circuit | |
JP4775740B2 (en) | Receiver circuit | |
JP2010147975A (en) | High-frequency receiver | |
JP2006129161A (en) | Radio receiver | |
KR20050018443A (en) | Apparatus and method for controling receiving sensitivity of mobile communication terminal | |
JP2007174099A (en) | Television tuner for mobile |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |