US20140113455A1 - Method of forming a semiconductor structure including a wet etch process for removing silicon nitride - Google Patents
Method of forming a semiconductor structure including a wet etch process for removing silicon nitride Download PDFInfo
- Publication number
- US20140113455A1 US20140113455A1 US13/655,844 US201213655844A US2014113455A1 US 20140113455 A1 US20140113455 A1 US 20140113455A1 US 201213655844 A US201213655844 A US 201213655844A US 2014113455 A1 US2014113455 A1 US 2014113455A1
- Authority
- US
- United States
- Prior art keywords
- silicon nitride
- sidewall spacer
- silicon
- gate electrode
- etchant
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 145
- 239000004065 semiconductor Substances 0.000 title claims abstract description 119
- 230000008569 process Effects 0.000 title claims abstract description 111
- 229910052581 Si3N4 Inorganic materials 0.000 title claims abstract description 105
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 title claims abstract description 100
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 claims abstract description 103
- 125000006850 spacer group Chemical group 0.000 claims abstract description 78
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 claims abstract description 54
- 229910000147 aluminium phosphate Inorganic materials 0.000 claims abstract description 25
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 124
- 239000000377 silicon dioxide Substances 0.000 claims description 60
- 235000012239 silicon dioxide Nutrition 0.000 claims description 58
- 229910021332 silicide Inorganic materials 0.000 claims description 57
- 239000000463 material Substances 0.000 claims description 45
- 229910052751 metal Inorganic materials 0.000 claims description 42
- 239000002184 metal Substances 0.000 claims description 42
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 40
- 229910052710 silicon Inorganic materials 0.000 claims description 27
- 239000010703 silicon Substances 0.000 claims description 27
- 238000009413 insulation Methods 0.000 claims description 24
- 238000005530 etching Methods 0.000 claims description 19
- 238000006243 chemical reaction Methods 0.000 claims description 14
- 229910052732 germanium Inorganic materials 0.000 claims description 12
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 12
- 238000000151 deposition Methods 0.000 claims description 9
- CEPICIBPGDWCRU-UHFFFAOYSA-N [Si].[Hf] Chemical compound [Si].[Hf] CEPICIBPGDWCRU-UHFFFAOYSA-N 0.000 claims description 7
- 230000008021 deposition Effects 0.000 claims description 6
- 229910000449 hafnium oxide Inorganic materials 0.000 claims description 6
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 claims description 6
- 230000000977 initiatory effect Effects 0.000 claims description 4
- 239000007864 aqueous solution Substances 0.000 claims description 3
- 239000000356 contaminant Substances 0.000 claims description 2
- 229910000040 hydrogen fluoride Inorganic materials 0.000 claims 1
- 239000010410 layer Substances 0.000 description 127
- 230000005669 field effect Effects 0.000 description 36
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 20
- 150000002500 ions Chemical class 0.000 description 14
- 230000015572 biosynthetic process Effects 0.000 description 13
- 229910052759 nickel Inorganic materials 0.000 description 10
- 239000000758 substrate Substances 0.000 description 10
- 238000010790 dilution Methods 0.000 description 9
- 239000012895 dilution Substances 0.000 description 9
- 239000002019 doping agent Substances 0.000 description 8
- 238000004519 manufacturing process Methods 0.000 description 8
- 229910021334 nickel silicide Inorganic materials 0.000 description 8
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 8
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 7
- 238000004544 sputter deposition Methods 0.000 description 6
- 238000007865 diluting Methods 0.000 description 5
- 239000007789 gas Substances 0.000 description 5
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 4
- 230000002411 adverse Effects 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- 229910052814 silicon oxide Inorganic materials 0.000 description 4
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 238000002474 experimental method Methods 0.000 description 3
- 239000007788 liquid Substances 0.000 description 3
- 239000000376 reactant Substances 0.000 description 3
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 2
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- 229910005883 NiSi Inorganic materials 0.000 description 2
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 239000010941 cobalt Substances 0.000 description 2
- 229910017052 cobalt Inorganic materials 0.000 description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 2
- 229910052681 coesite Inorganic materials 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 239000011261 inert gas Substances 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 238000010521 absorption reaction Methods 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 229910021529 ammonia Inorganic materials 0.000 description 1
- 239000000908 ammonium hydroxide Substances 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 238000009835 boiling Methods 0.000 description 1
- 239000012876 carrier material Substances 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000010292 electrical insulation Methods 0.000 description 1
- 239000006260 foam Substances 0.000 description 1
- 239000001307 helium Substances 0.000 description 1
- 229910052734 helium Inorganic materials 0.000 description 1
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 239000002923 metal particle Substances 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 238000004151 rapid thermal annealing Methods 0.000 description 1
- 238000005507 spraying Methods 0.000 description 1
- 238000007725 thermal activation Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02057—Cleaning during device manufacture
- H01L21/0206—Cleaning during device manufacture during, before or after processing of insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28035—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
- H01L21/28044—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer
- H01L21/28052—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer the conductor comprising a silicide layer formed by the silicidation reaction of silicon with a metal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
Definitions
- the present disclosure relates to the field of integrated circuits, and, more particularly, to the selective etching of a material comprising silicon nitride.
- Integrated circuits typically comprise a large number of circuit elements, which include, in particular, field effect transistors.
- a gate electrode can be separated from a channel region by a gate insulation layer that provides an electrical insulation between the gate electrode and the channel region. Adjacent the channel region, a source region and a drain region are formed.
- the channel region, the source region and the drain region can be formed in a semiconductor material, wherein the doping of the channel region is inverse to the doping of the source region and the drain region.
- the field effect transistor can be switched between an on-state, wherein there is a relatively high electrical conductance between the source region and the drain region, and an off-state, wherein there is a relatively low electrical conductance between the source region and the drain region.
- FIG. 1 a shows a schematic cross-sectional view of a semiconductor structure 100 comprising a field effect transistor 102 in a first stage of a method of manufacturing the field effect transistor 102 .
- the semiconductor structure 100 comprises a substrate 101 , and a semiconductor layer 103 formed on the substrate 101 .
- the field effect transistor 102 further comprises a source region 104 and a drain region 105 that are formed in the semiconductor layer 103 , and a gate electrode 108 that is separated from the semiconductor layer 103 by a gate insulation layer 107 .
- a portion of the semiconductor layer 103 between the source region 104 and the drain region 105 and below the gate electrode 108 forms a channel region of the field effect transistor 102 .
- the source region 104 , the drain region 105 and the gate electrode 108 may comprise silicide portions 120 , 121 and 110 , respectively. Adjacent the gate electrode 108 , a silicon dioxide sidewall spacer 112 and a silicon nitride sidewall spacer 114 may be provided. Adjacent the gate electrode 108 , a silicon dioxide sidewall spacer 112 and a silicon nitride sidewall spacer 114 may be provided. A first liner layer 111 may be formed between the silicon dioxide sidewall spacer 112 and the gate electrode 108 , and a second liner layer 113 may be formed between the silicon nitride sidewall spacer 114 and the silicon dioxide sidewall spacer 112 . The first liner layer 111 may comprise silicon nitride, and the second liner layer 113 may comprise silicon dioxide.
- the semiconductor structure 100 as shown in FIG. 1 a may be formed by means of known manufacturing processes which may, in particular, include ion implantation processes for introducing dopant materials into the semiconductor layer 103 , the source region 104 and the drain region 105 , so that the doping of the source region 104 and the drain region 105 is inverse to the doping of the channel region.
- Absorption of ions by the silicon dioxide sidewall spacer 112 and/or the silicon nitride sidewall spacer 114 may be used for providing desired dopant profiles in the source region 104 and the drain region 105 .
- the silicide portions 120 , 121 , 110 in the source region 104 , the drain region 105 and the gate electrode 108 may improve the electrical conductivities of the source region 104 , the drain region 105 and the gate electrode 108 , respectively.
- the silicide portions 120 , 121 , 110 may be formed by depositing a metal layer over the semiconductor structure 100 and initiating a chemical reaction between the metal and the semiconductor material in the layer 103 and the gate electrode 108 , for example, by thermal activation.
- a reactive ion etch (RIE) process may be performed for selectively removing a portion of the silicon nitride sidewall spacer 114 , as shown schematically in FIG. 1 a by arrows 122 .
- RIE reactive ion etch
- Reactive ion etching is a dry etch process, wherein ions and radicals are provided by an electric glow discharge that is created in a reactant gas.
- ions and radicals are provided by an electric glow discharge that is created in a reactant gas.
- chemical reactions between materials of the semiconductor structure 100 and the ions and/or radicals may occur.
- the surface of the semiconductor structure 100 may be bombarded with energetic ions, which may cause a sputtering of the surface. Due to the chemical reactions, and due to the sputtering, material may be removed from the surface of the semiconductor structure 100 .
- a selectivity of the reactive ion etch process 122 may be obtained by an appropriate selection of the reactant gas, and by an adaptation of parameters such as the pressure of the reactant gas and the power of the electric discharge.
- the reactive ion etch process 122 may be adapted such that the silicon nitride of the silicon nitride sidewall spacer 114 is removed at a greater etch rate than other materials of the semiconductor structure 100 .
- the size of the silicon nitride sidewall spacer 114 may be reduced, as shown in FIG. 1 b.
- FIG. 1 b shows a schematic cross-sectional view of the semiconductor structure 100 in a later stage of the manufacturing process.
- a stressed dielectric layer 116 may be formed over the semiconductor structure 100 .
- the stressed dielectric layer 116 may comprise silicon nitride and may have a tensile stress.
- An etch stop liner 115 which may comprise silicon dioxide, may be formed below the stressed dielectric layer 116 .
- the stressed dielectric layer 116 having a tensile stress may improve the mobility of electrons in the channel region of the field effect transistor 102 , which may be particularly helpful if the field effect transistor 102 is an N-channel transistor.
- the stressed dielectric layer 116 may be removed from P-channel transistors in the semiconductor structure 100 by processes comprising lithography and etching, and a stressed dielectric layer having a compressive stress (not shown) may be formed over the P-channel transistors for improving the mobility of holes in the channel regions of the P-channel transistors.
- the pitch between the sidewall spacers of adjacent field effect transistors in the semiconductor structure 100 can be enlarged. This allows the creation of a thicker stressed dielectric layer 116 , while avoiding the formation of voids in the stressed dielectric layer 116 . Such voids might be filled with an electrically conductive material, such as tungsten, when electric contacts of the field effect transistor 102 are formed, leading to electrical shorts. A thicker stressed dielectric layer 116 can create a higher stress in the channel region of the field effect transistor 102 . Moreover, by removing a part of the silicon nitride sidewall spacer 114 , the stressed dielectric layer 116 can be provided at a smaller distance to the channel region. This may also be helpful for providing a higher stress in the channel region.
- etching the silicon nitride sidewall spacer 114 by means of a reactive ion etch process as described above can have specific issues associated therewith, which will be explained in the following.
- the silicon nitride sidewall spacer 114 may have small overhangs 119 , wherein the silicon nitride sidewall spacer 114 extends to a slightly greater distance from the gate electrode 108 than the second liner layer 113 , as shown in FIG. 1 a .
- the overhangs 119 portions of the semiconductor material of the semiconductor layer 103 may be exposed adjacent the silicide portions 120 , 121 . Since typical reactive ion etch processes employed for the etching of silicon nitride are not selective to semiconductor materials such as silicon, pits 118 , as shown in FIG.
- the pits 118 may increase the electrical resistance between the silicide portions 120 , 121 and the channel region of the transistor 102 , which can adversely affect the performance of the transistor 102 .
- a silicide corona 117 wherein the material of the stressed dielectric layer 116 comprises material sputtered from the silicide in portions 120 , 121 , 110 , may be formed.
- the silicide corona 117 may increase the fringe capacity between the gate electrode 108 and electrical contacts formed for providing electrical connection to the source region 104 and the drain region 105 , in particular in N-channel transistors, wherein the stressed dielectric layer 116 is not removed. This may adversely affect the AC performance of N-channel transistors. Moreover, the degrading of the silicide may lead to a greater contact resistance between the silicide and contact vias contacting the source region 104 and the drain region 105 , or even to a loss of the electrical contact to the source region 104 and/or the drain region 105 .
- the present disclosure relates to techniques that allow an improvement of the quality of transistors that are formed by means of manufacturing techniques wherein features comprising silicon nitride are partially or completely removed by means of etch processes.
- An illustrative method disclosed herein comprises providing a semiconductor structure comprising a transistor.
- the transistor comprises a gate electrode and a silicon nitride sidewall spacer formed at the gate electrode.
- a wet etch process removing at least a portion of the silicon nitride sidewall spacer is performed.
- the wet etch process comprises applying an etchant comprising at least one of hydrofluoric acid and phosphoric acid.
- Another illustrative method disclosed herein comprises providing a semiconductor structure comprising a first feature formed of a first material comprising silicon nitride and a second feature formed of a second material comprising at least one of silicon dioxide, hafnium oxide, hafnium silicon oxynitride, silicon, silicon/germanium, a metal, a silicide and a germano-silicide.
- the first feature is etched selectively with respect to the second feature.
- the etching comprises exposing the first feature and the second feature to an etchant comprising hydrofluoric acid at a concentration in a range from about 0.0057-0.057 percent by mass at a temperature in a range from about 40-100° C.
- a further illustrative method disclosed herein comprises providing a semiconductor structure comprising a first feature formed of a first material comprising silicon nitride and a second feature formed of a second material comprising at least one of silicon dioxide, hafnium silicon oxynitride, silicon, silicon/germanium, a silicide and a germano-silicide.
- the first feature is etched selectively with respect to the second feature.
- the etching comprises exposing the first feature and the second feature to an etchant.
- the etchant comprises phosphoric acid at a concentration in a range from about 60-85 percent by mass at a temperature in a range from about 110-150° C.
- FIGS. 1 a and 1 b schematically illustrate cross-sectional views of a semiconductor structure in stages of a conventional method of forming a semiconductor structure
- FIGS. 2 a - 2 d show schematic cross-sectional views of a semiconductor structure in stages of a method according to an illustrative embodiment.
- the present disclosure provides methods wherein silicon nitride in a semiconductor structure is etched selectively with respect to other materials of the semiconductor structure by means of a wet etch process. Due to the selectivity of the wet etch process, an etch rate of silicon nitride exposed to an etchant used in the wet etch process may be greater than an etch rate of other materials.
- the etch rate may be expressed quantitatively by a thickness of a portion of a feature such as, for example, a material layer formed from a particular material that is removed per unit of time when the material is exposed to the etchant. Typically, the etch rate is expressed in the unit angstrom per minute.
- an etchant used in the wet etch process may comprise diluted hydrofluoric acid.
- an etch rate of silicon nitride obtained in a wet etch process wherein hydrofluoric acid is employed may be smaller than an etch rate of silicon dioxide.
- the etch rate of silicon nitride obtained in the wet etch process may be greater than the etch rate of silicon dioxide, so that silicon nitride may be selectively removed with respect to silicon dioxide.
- the etchant used in the wet etch process may comprise phosphoric acid, wherein relatively high concentrations of phosphoric acid and a relatively high temperature at which the wet etch process is performed may be employed.
- a wet etch process as described above may be used for selectively removing a silicon nitride sidewall spacer that is formed at a gate electrode of a field effect transistor formed in a semiconductor structure.
- an etchant used in a wet etch process as described above may provide relatively low etch rates for semiconductor materials used in the formation of transistors, such as silicon and/or silicon/germanium, a formation of pits at portions of the transistor wherein the semiconductor material is exposed to the etchant may be avoided or at least reduced.
- removing a silicon nitride sidewall spacer or a portion thereof by means of a wet etch process may help to avoid issues related to a sputtering of materials on the surface of the semiconductor structure, such as, for example, silicide formed in portions of a source region, a drain region and/or a gate electrode of the transistor.
- FIG. 2 a shows a schematic cross-sectional view of a semiconductor structure 200 in a first stage of a manufacturing process according to an embodiment.
- the semiconductor structure 200 comprises a substrate 201 , above which a semiconductor layer 203 is formed.
- the substrate 201 may represent any appropriate carrier material, such as a semiconductor material, a semiconductor material in combination with an insulating material and the like.
- the semiconductor layer 203 in combination with the substrate 201 may form a silicon-on-insulator (SOI) configuration, wherein the semiconductor layer 203 is formed on an insulating surface portion of the substrate 201 , for example on a portion of a surface of an insulating layer formed on a semiconductor wafer.
- SOI silicon-on-insulator
- the semiconductor layer 203 and the substrate 201 may form a bulk configuration, wherein the semiconductor layer 203 is formed on a substantially crystalline semiconductor material of the substrate 201 , and/or wherein the semiconductor layer 203 and the substrate 201 are integral.
- the semiconductor layer 203 and/or a semiconductor material in the substrate 201 may comprise silicon, for example substantially pure silicon.
- the semiconductor layer 203 may comprise a semiconductor material other than substantially pure silicon, for example silicon/germanium, which may help to provide a strain in the semiconductor layer 203 .
- the strain can increase the mobility of electrons and/or holes in the semiconductor layer 203 .
- the semiconductor structure 200 may further comprise an insulation structure 206 which may, in embodiments, be provided in the form of a shallow trench isolation that separates a portion of the semiconductor layer 203 enclosed by the insulation structure 206 from other portions of the semiconductor layer 203 (not shown).
- an insulation structure 206 which may, in embodiments, be provided in the form of a shallow trench isolation that separates a portion of the semiconductor layer 203 enclosed by the insulation structure 206 from other portions of the semiconductor layer 203 (not shown).
- the portion of the semiconductor layer 203 enclosed by the insulation structure 206 may form an active region of a field effect transistor 202 , and may comprise a specific well doping, the type of doping being selected in accordance with the type of the field effect transistor 202 .
- the portion of the semiconductor layer 203 enclosed by the insulation structure 206 may be doped with a P-type dopant, and it may be doped with an N-type dopant if a P-channel field effect transistor 202 is formed.
- the field effect transistor 202 comprises a gate electrode 208 that is separated from the semiconductor layer 203 by a gate insulation layer 207 .
- the gate insulation layer 207 may comprise a high-k material having a dielectric constant that is greater than the dielectric constant of silicon dioxide.
- the gate insulation layer 207 or a portion thereof may be formed of hafnium oxide and/or hafnium silicon oxynitride. In other embodiments, the gate insulation layer 207 may be formed of silicon dioxide.
- the gate electrode 208 may comprise polysilicon and/or one or more metals.
- the gate electrode 208 may comprise one or more layers formed of titanium nitride and/or aluminum.
- the gate electrode 208 may have TiN—Al—TiN configuration.
- the gate electrode 208 may be formed of polysilicon.
- a silicon dioxide sidewall spacer 212 and a silicon nitride sidewall spacer 214 may be formed, wherein the silicon dioxide sidewall spacer 212 may be formed between the gate electrode 208 and the silicon nitride sidewall spacer 214 .
- a first liner layer 211 that may comprise silicon nitride may be formed between the gate electrode 208 and the silicon dioxide sidewall spacer 212
- a second liner layer 213 that may comprise silicon dioxide may be formed between the silicon dioxide sidewall spacer 212 and the silicon nitride sidewall spacer 214 .
- a portion of the first liner layer 211 may extend below the silicon dioxide sidewall spacer 212 , so that the silicon dioxide sidewall spacer 212 is separated from the semiconductor layer 203 by the first liner layer 211 .
- a portion of the second liner layer 213 may extend below the silicon nitride sidewall spacer 214 , so that the silicon nitride sidewall spacer 214 is separated from the semiconductor layer 203 by the second liner layer 213 .
- the field effect transistor 202 may further comprise a source region 204 and a drain region 205 .
- the source region 204 and the drain region 205 may be doped inversely to a doping of a channel region of the field effect transistor 202 that is provided below the gate electrode 208 .
- the channel region comprises an N-type dopant
- the source region 204 and the drain region 205 comprise a P-type dopant.
- the channel region comprises a P-type dopant
- the source region 204 and the drain region 205 comprise an N-type dopant.
- the gate electrode 208 may extend in a direction perpendicular to the plane of drawing of FIGS. 2 a - 2 d .
- the gate electrode 208 may extend over the insulation structure 206 enclosing the active region of the field effect transistor 202 , and may be integral with a gate electrode of a field effect transistor (not shown) adjacent the field effect transistor 202 .
- a gate voltage may be simultaneously applied to gate electrodes of the field effect transistor 202 and the adjacent field effect transistor.
- the semiconductor structure 200 as shown in FIG. 2 a may6 be formed by means of well-established methods of forming semiconductor structures, including lithography techniques, etch techniques, ion implantation techniques, as well as deposition and planarization processes.
- Silicide portions 220 , 221 in the source region 204 and, optionally, a silicide portion 210 in the gate electrode 208 (see FIG. 2 c ) may be formed.
- the formation of the silicide portions 220 , 221 , 210 may comprise a preclean process, as schematically illustrated by arrows 222 in FIG. 2 a .
- the preclean process may remove contaminants from the source region 204 , the drain region 205 and/or the gate electrode 208 .
- the preclean process 222 may remove a native silicon oxide from the source region 204 , the drain region 205 and, in embodiments wherein the gate electrode 208 comprises silicon, from the gate electrode 208 .
- the preclean process 222 may comprise exposing the semiconductor structure 200 to a reducing gas, such as hydrogen or ammonia, and an inert gas, such as argon, helium or nitrogen. Additionally or alternatively, the preclean process 222 may comprises a remote plasma preclean, wherein the semiconductor structure 200 is provided in a reaction chamber and exposed to a plasma that is created in a plasma generation chamber that is separate from the reaction chamber. In embodiments, the plasma may be created by an electric discharge in an etch gas comprising CF 4 , SF 6 and/or NF 3 . Alternatively or additionally, a plasma preclean process wherein the plasma is created directly in the reaction chamber may be performed. In further embodiments, the preclean process 222 may comprise a wet cleaning process employing hydrofluoric acid.
- a reducing gas such as hydrogen or ammonia
- an inert gas such as argon, helium or nitrogen.
- the preclean process 222 may comprises a remote plasma preclean, wherein the semiconductor structure 200 is provided in a
- the preclean process 222 may be adapted for removing silicon dioxide.
- the preclean process 222 may affect the second liner layer 213 .
- the preclean process 222 may be substantially isotropic, so that the rate at which silicon dioxide is removed from a portion of the surface of the semiconductor structure 200 does not depend on the orientation of the surface portion, or depends on the orientation of the surface portion to a relatively low extent.
- portions of the second liner layer 213 below the silicon nitride sidewall spacer 214 may be removed, and overhangs 219 (see FIG. 2 b ) of the silicon nitride spacer 214 may be formed. Below the overhangs 219 , the semiconductor material of the source region 204 and the drain region 205 may be exposed.
- FIG. 2 b shows a schematic cross-sectional view of the semiconductor structure 200 in a stage of the manufacturing process after the preclean process 222 .
- a metal layer 224 may be formed over the semiconductor structure 200 .
- the metal layer 224 may, in particular, cover the source region 204 , the drain region 205 and the gate electrode 208 .
- the metal layer 224 may comprise nickel. In other embodiments, the metal layer 224 may comprise a metal other than nickel, for example titanium or cobalt.
- the metal layer 224 may be formed by means of a physical vapor deposition process, as schematically illustrated by arrows 223 in FIG. 2 b .
- the physical vapor deposition process 223 may comprise a sputter deposition process, wherein a target electrode formed of the metal used for the metal layer 224 is employed.
- the process 223 employed for the formation of the metal layer 224 may be an anisotropic deposition process, wherein a rate at which metal is deposited on substantially horizontal portions of the semiconductor structure 200 such as, for example, the surfaces of the source region 204 and the drain region 205 , and the top surface of the gate electrode 208 is greater than a rate at which metal is deposited on inclined surface portions such as, for example, the side surfaces of the silicon nitride sidewall spacer 214 .
- An even lower deposition rate, or substantially no deposition of metal at all, may be obtained below the overhangs 219 of the silicon nitride sidewall spacer. Therefore, the metal layer 224 may have a greater thickness on substantially horizontal portions of the surface of the semiconductor structure 200 than on inclined surface portions, and voids may be formed below the overhangs 219 of the silicon nitride sidewall spacer 214 .
- FIG. 2 c shows a schematic cross-sectional view of the semiconductor structure 200 in a later stage of the manufacturing process.
- a chemical reaction between the metal of the metal layer 224 and the semiconductor material of the source region 204 , the drain region 205 and, optionally, the gate electrode 208 may be initiated.
- the initiation of the chemical reaction may comprise a thermal process, for example, a rapid thermal annealing process, wherein the semiconductor structure 200 is exposed to a temperature, for example in a range between about 300-800° C., for a relatively short time, for example about 30 seconds, in an inert gas atmosphere that may, for example, comprise nitrogen.
- the chemical reaction between the metal of the layer 224 and the silicon in the layer 203 may create a silicide portion 220 in the source region 204 and a silicide portion 221 in the drain region 205 .
- the semiconductor material of the layer 203 comprises silicon/germanium
- the chemical reaction between the metal of the layer 224 and the silicon/germanium may create a germano-silicide, so that the silicide portions 220 , 221 comprise a germano-silicide.
- a silicide or germano-silicide may be formed in a chemical reaction between the silicon or silicon/germanium, respectively, and the metal, so that the gate electrode 208 comprises a silicide portion 210 comprising a silicide and/or a germano-silicide.
- unreacted metal may be removed.
- the metal layer 224 comprises nickel, this may be done by means of a mixture of sulfuric acid and hydrogen peroxide. If the metal layer 224 comprises titanium or cobalt, a mixture of an aqueous solution of ammonium hydroxide and hydrogen peroxide may be used for removing unreacted metal.
- silicide of the silicide portions 220 , 221 in the source region 204 and the drain region 205 , respectively, is exposed at the surface of the semiconductor structure 200 .
- the gate electrode 208 comprises polysilicon or silicon/germanium
- metal from the metal layer 224 reacts with the polysilicon or silicon/germanium
- the silicide portion 210 of the gate electrode 208 is exposed at the surface of the semiconductor structure 200 .
- silicon dioxide of the trench insulation structure 206 , the silicon dioxide sidewall spacer 212 and the second liner layer 213 may also be exposed at the surface of the semiconductor structure.
- silicon nitride of the silicon nitride sidewall spacer 214 may be exposed at the surface of the semiconductor structure 200 .
- the silicide portions 220 , 221 of the source region 204 and the drain region 205 need not extend to the second liner layer 213 . Instead, one or more portions wherein the semiconductor material of the semiconductor layer 203 is exposed may be present between the second liner layer 213 and the silicide portions 220 , in particular below the overhangs 219 .
- a wet etch process may be performed for removing at least a portion of the silicon nitride sidewall spacer 214 .
- the semiconductor structure 200 is exposed to a liquid etchant 225 , for example by inserting the semiconductor structure 200 into the liquid etchant 225 , or by spraying the liquid etchant 225 to the surface of the semiconductor structure 200 .
- features at the surface of the semiconductor structure 200 in particular the insulation structure 206 , the silicide portions 220 , 221 in the source region 204 and the drain region 205 , the gate electrode 208 , the silicon dioxide sidewall spacer 212 , the liner layers 211 , 213 and the silicon nitride sidewall spacer 214 are exposed to the etchant. If portions of the semiconductor layer 203 are exposed below overhangs 219 of the silicon nitride sidewall spacer 214 , these portions may also be exposed to the etchant.
- a temperature at which the wet etch process is performed may be adapted by providing an appropriate temperature of the etchant 225 and/or a temperature of an environment wherein the wet etch process is performed.
- a temperature-controlled etchant bath may be provided.
- the etch process may be performed in a temperature-controlled chamber.
- the etchant 225 may be adapted for removing silicon nitride with a greater etch rate than materials of other features of the semiconductor structure 200 that are exposed at the surface of the semiconductor structure 200 , so that silicon nitride is removed selectively with respect to one or more of the other materials exposed at the surface of the semiconductor structure 200 .
- the wet etch process may be adapted for removing the silicon nitride of the silicon nitride sidewall spacer 214 selectively with respect to silicon dioxide, silicon, silicon/germanium, silicide and/or germano-silicide.
- the etchant 225 may also be adapted for etching silicon nitride selectively with respect to metals that may be present in the gate electrode, for example titanium nitride and aluminum, and high-k dielectric materials, such as hafnium oxide and/or hafnium silicon oxynitride, which may be present in the gate insulation layer 207 .
- the etchant 225 may comprise hydrofluoric acid.
- An etchant 225 for etching silicon nitride selectively with respect to other materials exposed at the surface of the semiconductor structure 200 as described above may be obtained by adapting the concentration of the hydrofluoric acid and the temperature at which the wet etch process is performed such that the desired selectivity of the etch process is obtained, as will be explained in more detail in the following.
- the concentration of the hydrofluoric acid may be adapted by diluting concentrated hydrofluoric acid with water, wherein a dilution ratio, being a ratio between a volume of water and a volume of concentrated hydrofluoric acid that are mixed for diluting the concentrated hydrofluoric acid, is selected such that a desired concentration of the diluted hydrofluoric acid is obtained.
- diluted hydrofluoric acid that may be used as etchant 225 may be obtained by diluting concentrated hydrofluoric acid having a concentration of about 49 percent by mass.
- Table 1 shows the results of experiments wherein the etch rate of silicon nitride sidewall spacers similar to the silicon nitride sidewall spacer 214 shown in FIG. 2 c and the etch rate of a silicon dioxide liner layer similar to the second liner layer 213 shown in FIG. 2 c were measured for a number of dilution ratios of hydrofluoric acid and for a number of different temperatures at which the etch process was performed.
- the diluted hydrofluoric acid was obtained by diluting concentrated hydrofluoric acid having a concentration of 49 percent by mass at the dilution ratios specified in the first column.
- the temperature at which the etch process was performed is shown in the second column.
- the third column shows the etch rate of the silicon nitride sidewall spacer and the fourth column shows the etch rate of the silicon dioxide liner layer.
- the fifth column of Table 1 shows the selectivity of the etch process, being a ratio between the etch rate of the silicon nitride sidewall spacer and the etch rate of the silicon dioxide liner layer.
- both the etch rate of the silicon nitride sidewall spacer and the etch rate of the silicon dioxide liner layer decrease with increasing dilution of the hydrofluoric acid.
- the etch rate of the silicon dioxide liner layer decreases faster than the etch rate of the silicon nitride sidewall spacer, so that the selectivity of the etch process increases with increasing dilution of the hydrofluoric acid.
- a relatively high selectivity of the etching of silicon nitride with respect to silicon dioxide may be obtained by using a relatively low concentration of the hydrofluoric acid and a relatively high temperature of the etch process.
- a moderately low concentration of the hydrofluoric acid may be used for completely or partially removing the silicon nitride sidewall spacer 214 , so that the process time required for completely or partially removing the silicon nitride sidewall spacer 214 is reduced compared to embodiments wherein a very low concentration of the hydrofluoric acid is used.
- the concentration of the hydrofluoric acid may be in a range from about 0.0057-0.057 percent by mass, corresponding to dilution ratios of concentrated hydrofluoric acid having a concentration of 49 percent by mass in a range from about 1000:1 to about 10000:1, and the temperature of the wet etch process may be in a range from about 40-100° C.
- the concentration of the hydrofluoric acid and the temperature at which the wet etch process is performed may be adapted such that an etch rate of silicon nitride is greater than an etch rate of silicon dioxide, greater than 5 times the etch rate of silicon dioxide, greater than 10 times the etch rate of silicon dioxide and/or greater than 20 times the etch rate of silicon dioxide.
- Suitable concentrations and temperatures of the hydrofluoric acid for obtaining a desired selectivity of the etch process may be determined on the basis of Table 1, or by performing experiments wherein the etch rates of silicon nitride and silicon dioxide are measured as a function of the concentration of the hydrofluoric acid and temperature.
- etch rates obtained for silicon oxide and silicon nitride may deviate from the values shown in Table 1 to a certain, relatively low extent.
- temperature and/or concentration of the hydrofluoric acid may be adapted on the basis of experiments to provide a desired selectivity of the etch process.
- the concentration of the hydrofluoric acid may be in a range from about 0.0095-0.032 percent by mass and/or in a range from about 0.0095-0.014 percent by mass, corresponding to a dilution of concentrated hydrofluoric acid having a concentration of 49% with water at a volume ratio of water to hydrofluoric acid in a range from about 1800:1 to about 6000:1 and/or in a range from about 4000:1 to about 6000:1.
- the temperature at which the etch process is performed may be in a range from about 60-100° C. and/or in a range from about 70-90° C.
- the concentrated hydrofluoric acid may be diluted with water at a dilution ratio of 5000:1, and the wet etch process may be performed at a temperature of about 80° C.
- Table 2 shows the process time required for removing a silicon nitride layer having a thickness of 300 ⁇ , the increase of the sheet resistance of layers of nickel silicide and nickel germano-silicide obtained after exposure of the layer of nickel silicide or nickel germano-silicide to the etchant for a time interval required for removing a silicon nitride layer having a thickness of 300 ⁇ , and etch rates of materials that may be employed in the formation of gate electrodes and gate insulation layers of field effect transistors for wet etch processes performed at temperatures of 60° C. and 80° C. with hydrofluoric acid obtained by dilution of concentrated hydrofluoric acid having a concentration of 49 percent by mass at a volume ratio of 4000:1 and 5000:1 of water to concentrated hydrofluoric acid.
- hafnium silicon oxynitride, hafnium oxide, as well as titanium nitride and aluminum gate electrodes are affected by the etchant to a relatively low extent, an adverse influence of the wet etch process on transistors comprising a high-k material in the gate insulation layer 207 and/or a metal gate electrode 208 may be avoided or at least reduced.
- the etchant 225 may comprise phosphoric acid.
- the phosphoric acid may have a concentration in a range from about 60-85 percent by mass and a temperature in a range from about 110-150° C., wherein the temperature of the phosphoric acid may be selected such that it is below the boiling point of the phosphoric acid at the respective concentration.
- the concentration of the phosphoric acid may be in a range from about 65-70 percent by mass, and the temperature of the phosphoric acid may be in a range from about 110-130° C.
- the phosphoric acid may have a temperature of about 120° C.
- Table 3 shows etch rates of silicon nitride sidewall spacers similar to the silicon nitride sidewall spacer 214 shown in FIG. 2 c and a silicon dioxide liner layer similar to the second liner layer 213 shown in FIG. 2 c , a selectivity of the etching of silicon nitride with respect to silicon dioxide, a process time required for removing a silicon nitride layer having a thickness of 300 ⁇ , an increase of the sheet resistance of nickel silicide and nickel germano-silicide obtained after exposure of the nickel silicide and the nickel germano-silicide to the etchant for the process time required for removing a silicon nitride layer having a thickness of 300 ⁇ and etch rates of materials employed for metal gate electrodes and high-k gate insulation layers for phosphoric acid concentrations of 65 percent, 70 percent, 75 percent and 85 percent by mass at a temperature of 120° C.
- a wet etch process wherein an etchant comprising phosphoric acid is used may be employed for completely or partially removing the silicon nitride sidewall spacer 214 . Since relatively high etch rates of hafnium oxide and a TiN—Al—TiN gate electrode may be obtained for an etchant comprising phosphoric acid, wet etch processes wherein an etchant comprising phosphoric acid is used may be employed in embodiments wherein other materials are provided in the semiconductor structure 200 and/or wherein the gate electrode 208 is protected by features such as, for example, a capping layer.
- an etchant 225 comprising hydrofluoric acid and/or phosphoric acid is employed can allow avoiding a sputtering of silicide and/or germano-silicide in portions 220 , 221 , 210 , which may occur if a reactive ion etch process as described above with respect to FIGS. 1 a and 1 b is employed. This may help to avoid or at least reduce an increase of the parasitic capacitance between the gate electrode 208 and contact structures used for providing electric contact to the source region 204 and the drain region 205 .
- nickel silicide foam defects may be avoided or at least reduced, the process complexity may be reduced compared to embodiments wherein reactive ion etching is employed, and a wet etch process may be implemented as a bench process, which may entail greater throughput and reduced cost.
- a wet etch process wherein an etchant 225 comprising hydrofluoric acid and/or phosphoric acid is used for removing the silicon nitride sidewall spacer 214 may help to provide a greater selectivity of the etching of silicon nitride with respect to the etching of silicon dioxide than a reactive ion etch process as described above with respect to FIGS. 1 a and 1 b .
- This may help to avoid or at least reduce an etching of the second liner layer 213 and/or the silicon dioxide sidewall spacer 212 , and may help to avoid or at least reduce an etching of the insulation structure 206 in embodiments wherein the insulation structure 206 comprises silicon dioxide.
- a reduced etching of the insulation structure 206 may help to avoid an increased topology of the semiconductor structure 200 , which might lead to a formation of voids in the deposition of an interlayer dielectric over the semiconductor structure 200 .
- FIG. 2 d shows a schematic cross-sectional view of the semiconductor structure 200 in a later stage of the manufacturing process.
- an etch stop layer 215 and a stressed dielectric layer 216 may be formed above the field effect transistor 202 .
- the etch stop layer 215 and the stressed dielectric layer 216 may be formed by means of known processes used for forming etch stop layers and stressed dielectric layers, such as, for example, plasma-enhanced chemical vapor deposition.
- the stressed dielectric layer 216 may comprise silicon nitride, and may have a tensile or compressive intrinsic stress.
- the stressed dielectric layer 216 may be removed from field effect transistors of one type, for example from P-channel transistors, and a further stressed dielectric layer (not shown) having a different type of stress than the stressed dielectric layer 216 may be formed over the field effect transistors of the one type.
- a stressed dielectric layer having a tensile stress may be formed over N-channel field effect transistors
- a stressed dielectric layer having a compressive stress may be formed over P-channel field effect transistors.
- a different strain may be provided in N-channel field effect transistors and in P-channel field effect transistors.
Abstract
Description
- 1. Field of the Invention
- Generally, the present disclosure relates to the field of integrated circuits, and, more particularly, to the selective etching of a material comprising silicon nitride.
- 2. Description of the Related Art
- Integrated circuits typically comprise a large number of circuit elements, which include, in particular, field effect transistors. In a field effect transistor, a gate electrode can be separated from a channel region by a gate insulation layer that provides an electrical insulation between the gate electrode and the channel region. Adjacent the channel region, a source region and a drain region are formed.
- The channel region, the source region and the drain region can be formed in a semiconductor material, wherein the doping of the channel region is inverse to the doping of the source region and the drain region. Thus, there is a PN transition between the source region and the channel region, and between the channel region and the drain region. Depending on an electric voltage applied to the gate electrode, the field effect transistor can be switched between an on-state, wherein there is a relatively high electrical conductance between the source region and the drain region, and an off-state, wherein there is a relatively low electrical conductance between the source region and the drain region.
-
FIG. 1 a shows a schematic cross-sectional view of asemiconductor structure 100 comprising afield effect transistor 102 in a first stage of a method of manufacturing thefield effect transistor 102. - The
semiconductor structure 100 comprises asubstrate 101, and asemiconductor layer 103 formed on thesubstrate 101. Thefield effect transistor 102 further comprises asource region 104 and adrain region 105 that are formed in thesemiconductor layer 103, and agate electrode 108 that is separated from thesemiconductor layer 103 by agate insulation layer 107. A portion of thesemiconductor layer 103 between thesource region 104 and thedrain region 105 and below thegate electrode 108 forms a channel region of thefield effect transistor 102. - The
source region 104, thedrain region 105 and thegate electrode 108 may comprisesilicide portions gate electrode 108, a silicondioxide sidewall spacer 112 and a siliconnitride sidewall spacer 114 may be provided. Afirst liner layer 111 may be formed between the silicondioxide sidewall spacer 112 and thegate electrode 108, and asecond liner layer 113 may be formed between the siliconnitride sidewall spacer 114 and the silicondioxide sidewall spacer 112. Thefirst liner layer 111 may comprise silicon nitride, and thesecond liner layer 113 may comprise silicon dioxide. - The
semiconductor structure 100 as shown inFIG. 1 a may be formed by means of known manufacturing processes which may, in particular, include ion implantation processes for introducing dopant materials into thesemiconductor layer 103, thesource region 104 and thedrain region 105, so that the doping of thesource region 104 and thedrain region 105 is inverse to the doping of the channel region. Absorption of ions by the silicondioxide sidewall spacer 112 and/or the siliconnitride sidewall spacer 114 may be used for providing desired dopant profiles in thesource region 104 and thedrain region 105. - The
silicide portions source region 104, thedrain region 105 and thegate electrode 108 may improve the electrical conductivities of thesource region 104, thedrain region 105 and thegate electrode 108, respectively. Thesilicide portions semiconductor structure 100 and initiating a chemical reaction between the metal and the semiconductor material in thelayer 103 and thegate electrode 108, for example, by thermal activation. - After the formation of the
source region 104, thedrain region 105 and thesilicide portions nitride sidewall spacer 114, as shown schematically inFIG. 1 a by arrows 122. - Reactive ion etching is a dry etch process, wherein ions and radicals are provided by an electric glow discharge that is created in a reactant gas. On the surface of the
semiconductor structure 100, chemical reactions between materials of thesemiconductor structure 100 and the ions and/or radicals may occur. Additionally, the surface of thesemiconductor structure 100 may be bombarded with energetic ions, which may cause a sputtering of the surface. Due to the chemical reactions, and due to the sputtering, material may be removed from the surface of thesemiconductor structure 100. - A selectivity of the reactive ion etch process 122 may be obtained by an appropriate selection of the reactant gas, and by an adaptation of parameters such as the pressure of the reactant gas and the power of the electric discharge. For selectively removing the silicon
nitride sidewall spacer 114, the reactive ion etch process 122 may be adapted such that the silicon nitride of the siliconnitride sidewall spacer 114 is removed at a greater etch rate than other materials of thesemiconductor structure 100. Thus, in the reactive ion etch process 122, the size of the siliconnitride sidewall spacer 114 may be reduced, as shown inFIG. 1 b. -
FIG. 1 b shows a schematic cross-sectional view of thesemiconductor structure 100 in a later stage of the manufacturing process. - After the reactive ion etch process 122, a stressed
dielectric layer 116 may be formed over thesemiconductor structure 100. The stresseddielectric layer 116 may comprise silicon nitride and may have a tensile stress. Anetch stop liner 115, which may comprise silicon dioxide, may be formed below the stresseddielectric layer 116. - The stressed
dielectric layer 116 having a tensile stress may improve the mobility of electrons in the channel region of thefield effect transistor 102, which may be particularly helpful if thefield effect transistor 102 is an N-channel transistor. The stresseddielectric layer 116 may be removed from P-channel transistors in thesemiconductor structure 100 by processes comprising lithography and etching, and a stressed dielectric layer having a compressive stress (not shown) may be formed over the P-channel transistors for improving the mobility of holes in the channel regions of the P-channel transistors. - By removing a part of the silicon
nitride sidewall spacer 114 before forming the stresseddielectric layer 116, the pitch between the sidewall spacers of adjacent field effect transistors in thesemiconductor structure 100 can be enlarged. This allows the creation of a thicker stresseddielectric layer 116, while avoiding the formation of voids in the stresseddielectric layer 116. Such voids might be filled with an electrically conductive material, such as tungsten, when electric contacts of thefield effect transistor 102 are formed, leading to electrical shorts. A thicker stresseddielectric layer 116 can create a higher stress in the channel region of thefield effect transistor 102. Moreover, by removing a part of the siliconnitride sidewall spacer 114, the stresseddielectric layer 116 can be provided at a smaller distance to the channel region. This may also be helpful for providing a higher stress in the channel region. - However, etching the silicon
nitride sidewall spacer 114 by means of a reactive ion etch process as described above can have specific issues associated therewith, which will be explained in the following. - Depending on the techniques employed for forming the
transistor 102 as shown inFIG. 1 a, the siliconnitride sidewall spacer 114 may havesmall overhangs 119, wherein the siliconnitride sidewall spacer 114 extends to a slightly greater distance from thegate electrode 108 than thesecond liner layer 113, as shown inFIG. 1 a. Below theoverhangs 119, portions of the semiconductor material of thesemiconductor layer 103 may be exposed adjacent thesilicide portions pits 118, as shown inFIG. 1 b, may be formed at locations where the material of thesemiconductor layer 103 is exposed. Thepits 118 may increase the electrical resistance between thesilicide portions transistor 102, which can adversely affect the performance of thetransistor 102. - Moreover, during the reactive ion etch process 122, sputtering of the silicide in the
silicide portions dielectric layer 116 in the vicinity of thegate electrode 108. Thus, asilicide corona 117, wherein the material of the stresseddielectric layer 116 comprises material sputtered from the silicide inportions silicide corona 117 may increase the fringe capacity between thegate electrode 108 and electrical contacts formed for providing electrical connection to thesource region 104 and thedrain region 105, in particular in N-channel transistors, wherein the stresseddielectric layer 116 is not removed. This may adversely affect the AC performance of N-channel transistors. Moreover, the degrading of the silicide may lead to a greater contact resistance between the silicide and contact vias contacting thesource region 104 and thedrain region 105, or even to a loss of the electrical contact to thesource region 104 and/or thedrain region 105. - In view of the situation described above, the present disclosure relates to techniques that allow an improvement of the quality of transistors that are formed by means of manufacturing techniques wherein features comprising silicon nitride are partially or completely removed by means of etch processes.
- The following presents a simplified summary of the invention in order to provide a basic understanding of some aspects of the invention. This summary is not an exhaustive overview of the invention. It is not intended to identify key or critical elements of the invention or to delineate the scope of the invention. Its sole purpose is to present some concepts in a simplified form as a prelude to the more detailed description that is discussed later.
- An illustrative method disclosed herein comprises providing a semiconductor structure comprising a transistor. The transistor comprises a gate electrode and a silicon nitride sidewall spacer formed at the gate electrode. A wet etch process removing at least a portion of the silicon nitride sidewall spacer is performed. The wet etch process comprises applying an etchant comprising at least one of hydrofluoric acid and phosphoric acid.
- Another illustrative method disclosed herein comprises providing a semiconductor structure comprising a first feature formed of a first material comprising silicon nitride and a second feature formed of a second material comprising at least one of silicon dioxide, hafnium oxide, hafnium silicon oxynitride, silicon, silicon/germanium, a metal, a silicide and a germano-silicide. The first feature is etched selectively with respect to the second feature. The etching comprises exposing the first feature and the second feature to an etchant comprising hydrofluoric acid at a concentration in a range from about 0.0057-0.057 percent by mass at a temperature in a range from about 40-100° C.
- A further illustrative method disclosed herein comprises providing a semiconductor structure comprising a first feature formed of a first material comprising silicon nitride and a second feature formed of a second material comprising at least one of silicon dioxide, hafnium silicon oxynitride, silicon, silicon/germanium, a silicide and a germano-silicide. The first feature is etched selectively with respect to the second feature. The etching comprises exposing the first feature and the second feature to an etchant. The etchant comprises phosphoric acid at a concentration in a range from about 60-85 percent by mass at a temperature in a range from about 110-150° C.
- The disclosure may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify like elements, and in which:
-
FIGS. 1 a and 1 b schematically illustrate cross-sectional views of a semiconductor structure in stages of a conventional method of forming a semiconductor structure; and -
FIGS. 2 a-2 d show schematic cross-sectional views of a semiconductor structure in stages of a method according to an illustrative embodiment. - While the subject matter disclosed herein is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.
- Various illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.
- The present subject matter will now be described with reference to the attached figures. Various structures, systems and devices are schematically depicted in the drawings for purposes of explanation only and so as to not obscure the present disclosure with details that are well known to those skilled in the art. Nevertheless, the attached drawings are included to describe and explain illustrative examples of the present disclosure. The words and phrases used herein should be understood and interpreted to have a meaning consistent with the understanding of those words and phrases by those skilled in the relevant art. No special definition of a term or phrase, i.e., a definition that is different from the ordinary and customary meaning as understood by those skilled in the art, is intended to be implied by consistent usage of the term or phrase herein. To the extent that a term or phrase is intended to have a special meaning, i.e., a meaning other than that understood by skilled artisans, such a special definition will be expressly set forth in the specification in a definitional manner that directly and unequivocally provides the special definition for the term or phrase.
- The present disclosure provides methods wherein silicon nitride in a semiconductor structure is etched selectively with respect to other materials of the semiconductor structure by means of a wet etch process. Due to the selectivity of the wet etch process, an etch rate of silicon nitride exposed to an etchant used in the wet etch process may be greater than an etch rate of other materials. The etch rate may be expressed quantitatively by a thickness of a portion of a feature such as, for example, a material layer formed from a particular material that is removed per unit of time when the material is exposed to the etchant. Typically, the etch rate is expressed in the unit angstrom per minute.
- In embodiments, an etchant used in the wet etch process may comprise diluted hydrofluoric acid. At relatively high concentrations of hydrofluoric acid and relatively low temperature, an etch rate of silicon nitride obtained in a wet etch process wherein hydrofluoric acid is employed may be smaller than an etch rate of silicon dioxide. However, at relatively low concentrations of hydrofluoric acid that may be obtained, for example, by diluting concentrated hydrofluoric acid with a relatively large amount of water, and at relatively high temperature, the etch rate of silicon nitride obtained in the wet etch process may be greater than the etch rate of silicon dioxide, so that silicon nitride may be selectively removed with respect to silicon dioxide.
- In other embodiments, the etchant used in the wet etch process may comprise phosphoric acid, wherein relatively high concentrations of phosphoric acid and a relatively high temperature at which the wet etch process is performed may be employed.
- In embodiments, a wet etch process as described above may be used for selectively removing a silicon nitride sidewall spacer that is formed at a gate electrode of a field effect transistor formed in a semiconductor structure.
- Since an etchant used in a wet etch process as described above may provide relatively low etch rates for semiconductor materials used in the formation of transistors, such as silicon and/or silicon/germanium, a formation of pits at portions of the transistor wherein the semiconductor material is exposed to the etchant may be avoided or at least reduced. Moreover, removing a silicon nitride sidewall spacer or a portion thereof by means of a wet etch process may help to avoid issues related to a sputtering of materials on the surface of the semiconductor structure, such as, for example, silicide formed in portions of a source region, a drain region and/or a gate electrode of the transistor.
-
FIG. 2 a shows a schematic cross-sectional view of asemiconductor structure 200 in a first stage of a manufacturing process according to an embodiment. Thesemiconductor structure 200 comprises asubstrate 201, above which asemiconductor layer 203 is formed. Thesubstrate 201 may represent any appropriate carrier material, such as a semiconductor material, a semiconductor material in combination with an insulating material and the like. - In embodiments, the
semiconductor layer 203 in combination with thesubstrate 201 may form a silicon-on-insulator (SOI) configuration, wherein thesemiconductor layer 203 is formed on an insulating surface portion of thesubstrate 201, for example on a portion of a surface of an insulating layer formed on a semiconductor wafer. - In other embodiments, the
semiconductor layer 203 and thesubstrate 201 may form a bulk configuration, wherein thesemiconductor layer 203 is formed on a substantially crystalline semiconductor material of thesubstrate 201, and/or wherein thesemiconductor layer 203 and thesubstrate 201 are integral. - The
semiconductor layer 203 and/or a semiconductor material in thesubstrate 201 may comprise silicon, for example substantially pure silicon. In other embodiments, thesemiconductor layer 203 may comprise a semiconductor material other than substantially pure silicon, for example silicon/germanium, which may help to provide a strain in thesemiconductor layer 203. The strain can increase the mobility of electrons and/or holes in thesemiconductor layer 203. - The
semiconductor structure 200 may further comprise aninsulation structure 206 which may, in embodiments, be provided in the form of a shallow trench isolation that separates a portion of thesemiconductor layer 203 enclosed by theinsulation structure 206 from other portions of the semiconductor layer 203 (not shown). - The portion of the
semiconductor layer 203 enclosed by theinsulation structure 206 may form an active region of afield effect transistor 202, and may comprise a specific well doping, the type of doping being selected in accordance with the type of thefield effect transistor 202. For forming an N-channelfield effect transistor 202, the portion of thesemiconductor layer 203 enclosed by theinsulation structure 206 may be doped with a P-type dopant, and it may be doped with an N-type dopant if a P-channelfield effect transistor 202 is formed. - The
field effect transistor 202 comprises agate electrode 208 that is separated from thesemiconductor layer 203 by agate insulation layer 207. - The
gate insulation layer 207 may comprise a high-k material having a dielectric constant that is greater than the dielectric constant of silicon dioxide. In embodiments, thegate insulation layer 207 or a portion thereof may be formed of hafnium oxide and/or hafnium silicon oxynitride. In other embodiments, thegate insulation layer 207 may be formed of silicon dioxide. - The
gate electrode 208 may comprise polysilicon and/or one or more metals. In embodiments, thegate electrode 208 may comprise one or more layers formed of titanium nitride and/or aluminum. For example, thegate electrode 208 may have TiN—Al—TiN configuration. In other embodiments, thegate electrode 208 may be formed of polysilicon. - At the
gate electrode 208, a silicondioxide sidewall spacer 212 and a siliconnitride sidewall spacer 214 may be formed, wherein the silicondioxide sidewall spacer 212 may be formed between thegate electrode 208 and the siliconnitride sidewall spacer 214. Afirst liner layer 211 that may comprise silicon nitride may be formed between thegate electrode 208 and the silicondioxide sidewall spacer 212, and asecond liner layer 213 that may comprise silicon dioxide may be formed between the silicondioxide sidewall spacer 212 and the siliconnitride sidewall spacer 214. - A portion of the
first liner layer 211 may extend below the silicondioxide sidewall spacer 212, so that the silicondioxide sidewall spacer 212 is separated from thesemiconductor layer 203 by thefirst liner layer 211. A portion of thesecond liner layer 213 may extend below the siliconnitride sidewall spacer 214, so that the siliconnitride sidewall spacer 214 is separated from thesemiconductor layer 203 by thesecond liner layer 213. - The
field effect transistor 202 may further comprise asource region 204 and adrain region 205. Thesource region 204 and thedrain region 205 may be doped inversely to a doping of a channel region of thefield effect transistor 202 that is provided below thegate electrode 208. Hence, in embodiments wherein thefield effect transistor 202 is a P-channel field effect transistor, the channel region comprises an N-type dopant, and thesource region 204 and thedrain region 205 comprise a P-type dopant. In embodiments wherein thefield effect transistor 202 is an N-channel transistor, the channel region comprises a P-type dopant, and thesource region 204 and thedrain region 205 comprise an N-type dopant. - The
gate electrode 208 may extend in a direction perpendicular to the plane of drawing ofFIGS. 2 a-2 d. In some embodiments, thegate electrode 208 may extend over theinsulation structure 206 enclosing the active region of thefield effect transistor 202, and may be integral with a gate electrode of a field effect transistor (not shown) adjacent thefield effect transistor 202. Thus, a gate voltage may be simultaneously applied to gate electrodes of thefield effect transistor 202 and the adjacent field effect transistor. - The
semiconductor structure 200 as shown inFIG. 2 a may6 be formed by means of well-established methods of forming semiconductor structures, including lithography techniques, etch techniques, ion implantation techniques, as well as deposition and planarization processes. -
Silicide portions source region 204 and, optionally, asilicide portion 210 in the gate electrode 208 (seeFIG. 2 c) may be formed. - The formation of the
silicide portions arrows 222 inFIG. 2 a. The preclean process may remove contaminants from thesource region 204, thedrain region 205 and/or thegate electrode 208. Moreover, thepreclean process 222 may remove a native silicon oxide from thesource region 204, thedrain region 205 and, in embodiments wherein thegate electrode 208 comprises silicon, from thegate electrode 208. - The
preclean process 222 may comprise exposing thesemiconductor structure 200 to a reducing gas, such as hydrogen or ammonia, and an inert gas, such as argon, helium or nitrogen. Additionally or alternatively, thepreclean process 222 may comprises a remote plasma preclean, wherein thesemiconductor structure 200 is provided in a reaction chamber and exposed to a plasma that is created in a plasma generation chamber that is separate from the reaction chamber. In embodiments, the plasma may be created by an electric discharge in an etch gas comprising CF4, SF6 and/or NF3. Alternatively or additionally, a plasma preclean process wherein the plasma is created directly in the reaction chamber may be performed. In further embodiments, thepreclean process 222 may comprise a wet cleaning process employing hydrofluoric acid. - For removing a native silicon oxide from the
semiconductor structure 200, thepreclean process 222 may be adapted for removing silicon dioxide. Hence, in embodiments wherein thesecond liner layer 213 comprises silicon dioxide, thepreclean process 222 may affect thesecond liner layer 213. - The
preclean process 222 may be substantially isotropic, so that the rate at which silicon dioxide is removed from a portion of the surface of thesemiconductor structure 200 does not depend on the orientation of the surface portion, or depends on the orientation of the surface portion to a relatively low extent. Thus, in thepreclean process 222, portions of thesecond liner layer 213 below the siliconnitride sidewall spacer 214 may be removed, and overhangs 219 (seeFIG. 2 b) of thesilicon nitride spacer 214 may be formed. Below theoverhangs 219, the semiconductor material of thesource region 204 and thedrain region 205 may be exposed. -
FIG. 2 b shows a schematic cross-sectional view of thesemiconductor structure 200 in a stage of the manufacturing process after thepreclean process 222. Ametal layer 224 may be formed over thesemiconductor structure 200. Themetal layer 224 may, in particular, cover thesource region 204, thedrain region 205 and thegate electrode 208. Themetal layer 224 may comprise nickel. In other embodiments, themetal layer 224 may comprise a metal other than nickel, for example titanium or cobalt. - The
metal layer 224 may be formed by means of a physical vapor deposition process, as schematically illustrated byarrows 223 inFIG. 2 b. The physicalvapor deposition process 223 may comprise a sputter deposition process, wherein a target electrode formed of the metal used for themetal layer 224 is employed. - The
process 223 employed for the formation of themetal layer 224 may be an anisotropic deposition process, wherein a rate at which metal is deposited on substantially horizontal portions of thesemiconductor structure 200 such as, for example, the surfaces of thesource region 204 and thedrain region 205, and the top surface of thegate electrode 208 is greater than a rate at which metal is deposited on inclined surface portions such as, for example, the side surfaces of the siliconnitride sidewall spacer 214. An even lower deposition rate, or substantially no deposition of metal at all, may be obtained below theoverhangs 219 of the silicon nitride sidewall spacer. Therefore, themetal layer 224 may have a greater thickness on substantially horizontal portions of the surface of thesemiconductor structure 200 than on inclined surface portions, and voids may be formed below theoverhangs 219 of the siliconnitride sidewall spacer 214. -
FIG. 2 c shows a schematic cross-sectional view of thesemiconductor structure 200 in a later stage of the manufacturing process. - After the formation of the
metal layer 224, a chemical reaction between the metal of themetal layer 224 and the semiconductor material of thesource region 204, thedrain region 205 and, optionally, thegate electrode 208, may be initiated. The initiation of the chemical reaction may comprise a thermal process, for example, a rapid thermal annealing process, wherein thesemiconductor structure 200 is exposed to a temperature, for example in a range between about 300-800° C., for a relatively short time, for example about 30 seconds, in an inert gas atmosphere that may, for example, comprise nitrogen. - In embodiments wherein the
semiconductor layer 203 comprises silicon, the chemical reaction between the metal of thelayer 224 and the silicon in thelayer 203 may create asilicide portion 220 in thesource region 204 and asilicide portion 221 in thedrain region 205. In embodiments wherein the semiconductor material of thelayer 203 comprises silicon/germanium, the chemical reaction between the metal of thelayer 224 and the silicon/germanium may create a germano-silicide, so that thesilicide portions gate electrode 208 comprises silicon or silicon/germanium, a silicide or germano-silicide, respectively, may be formed in a chemical reaction between the silicon or silicon/germanium, respectively, and the metal, so that thegate electrode 208 comprises asilicide portion 210 comprising a silicide and/or a germano-silicide. - After the chemical reaction between the metal of the
metal layer 224 and the material of thesemiconductor layer 203 and, optionally, thegate electrode 208, unreacted metal may be removed. In embodiments wherein themetal layer 224 comprises nickel, this may be done by means of a mixture of sulfuric acid and hydrogen peroxide. If themetal layer 224 comprises titanium or cobalt, a mixture of an aqueous solution of ammonium hydroxide and hydrogen peroxide may be used for removing unreacted metal. - After the removal of unreacted metal from the
metal layer 224 from thesemiconductor structure 200, silicide of thesilicide portions source region 204 and thedrain region 205, respectively, is exposed at the surface of thesemiconductor structure 200. In embodiments wherein thegate electrode 208 comprises polysilicon or silicon/germanium, and metal from themetal layer 224 reacts with the polysilicon or silicon/germanium, thesilicide portion 210 of thegate electrode 208 is exposed at the surface of thesemiconductor structure 200. In addition to silicide, silicon dioxide of thetrench insulation structure 206, the silicondioxide sidewall spacer 212 and thesecond liner layer 213 may also be exposed at the surface of the semiconductor structure. Furthermore, silicon nitride of the siliconnitride sidewall spacer 214 may be exposed at the surface of thesemiconductor structure 200. - If voids are formed below
overhangs 219 of the siliconnitride sidewall spacer 214 during the formation of themetal layer 224, as described above, thesilicide portions source region 204 and thedrain region 205 need not extend to thesecond liner layer 213. Instead, one or more portions wherein the semiconductor material of thesemiconductor layer 203 is exposed may be present between thesecond liner layer 213 and thesilicide portions 220, in particular below theoverhangs 219. - A wet etch process may be performed for removing at least a portion of the silicon
nitride sidewall spacer 214. In the wet etch process, thesemiconductor structure 200 is exposed to aliquid etchant 225, for example by inserting thesemiconductor structure 200 into theliquid etchant 225, or by spraying theliquid etchant 225 to the surface of thesemiconductor structure 200. Thus, features at the surface of thesemiconductor structure 200, in particular theinsulation structure 206, thesilicide portions source region 204 and thedrain region 205, thegate electrode 208, the silicondioxide sidewall spacer 212, the liner layers 211, 213 and the siliconnitride sidewall spacer 214 are exposed to the etchant. If portions of thesemiconductor layer 203 are exposed belowoverhangs 219 of the siliconnitride sidewall spacer 214, these portions may also be exposed to the etchant. - A temperature at which the wet etch process is performed may be adapted by providing an appropriate temperature of the
etchant 225 and/or a temperature of an environment wherein the wet etch process is performed. In embodiments wherein thesemiconductor structure 200 is inserted into theetchant 225, a temperature-controlled etchant bath may be provided. In embodiments wherein theetchant 225 is sprayed to the surface of thesemiconductor structure 200, the etch process may be performed in a temperature-controlled chamber. - The
etchant 225 may be adapted for removing silicon nitride with a greater etch rate than materials of other features of thesemiconductor structure 200 that are exposed at the surface of thesemiconductor structure 200, so that silicon nitride is removed selectively with respect to one or more of the other materials exposed at the surface of thesemiconductor structure 200. - In particular, the wet etch process may be adapted for removing the silicon nitride of the silicon
nitride sidewall spacer 214 selectively with respect to silicon dioxide, silicon, silicon/germanium, silicide and/or germano-silicide. In embodiments, theetchant 225 may also be adapted for etching silicon nitride selectively with respect to metals that may be present in the gate electrode, for example titanium nitride and aluminum, and high-k dielectric materials, such as hafnium oxide and/or hafnium silicon oxynitride, which may be present in thegate insulation layer 207. - In embodiments, the
etchant 225 may comprise hydrofluoric acid. Anetchant 225 for etching silicon nitride selectively with respect to other materials exposed at the surface of thesemiconductor structure 200 as described above may be obtained by adapting the concentration of the hydrofluoric acid and the temperature at which the wet etch process is performed such that the desired selectivity of the etch process is obtained, as will be explained in more detail in the following. - The concentration of the hydrofluoric acid may be adapted by diluting concentrated hydrofluoric acid with water, wherein a dilution ratio, being a ratio between a volume of water and a volume of concentrated hydrofluoric acid that are mixed for diluting the concentrated hydrofluoric acid, is selected such that a desired concentration of the diluted hydrofluoric acid is obtained.
- In embodiments, diluted hydrofluoric acid that may be used as
etchant 225 may be obtained by diluting concentrated hydrofluoric acid having a concentration of about 49 percent by mass. -
TABLE 1 Etch Rate of Etch Rate of Temp the Si3N4 side- the SiO2 liner dHF (° C.) wall spacer (A/min) layer (A/min) Selectivity 500:1 25 14.4 20 0.7 1000:1 25 8.1 7 1.2 1500:1 25 5.5 3.4 1.6 2000:1 25 4.4 1.8 2.4 3000:1 25 2.8 0.6 4.7 4000:1 25 2.2 0.4 5.5 5000:1 25 1.9 0.2 9.5 500:1 40 36.8 36.1 1 1000:1 40 17.2 9.7 1.8 1500:1 40 11.7 4.5 2.6 2000:1 40 9.1 2.3 4 3000:1 40 5.7 0.9 6.3 4000:1 40 4.5 0.5 9 5000:1 40 3.5 0.2 17.5 500:1 60 84.4 55.3 1.5 1000:1 60 43.7 15.3 2.9 1500:1 60 31.2 6.4 4.9 2000:1 60 23.4 3.5 6.7 3000:1 60 14.3 1.3 11 4000:1 60 11.8 0.6 19.7 5000:1 60 9.5 0.4 23.8 500:1 80 161.7 79.5 2 1000:1 80 80.3 18.9 4.2 1500:1 80 56.9 8.8 6.5 2000:1 80 43.8 5.2 8.4 3000:1 80 32.3 2 16.2 4000:1 80 25.5 1.1 23.2 5000:1 80 21 0.7 30 - Table 1 shows the results of experiments wherein the etch rate of silicon nitride sidewall spacers similar to the silicon
nitride sidewall spacer 214 shown inFIG. 2 c and the etch rate of a silicon dioxide liner layer similar to thesecond liner layer 213 shown inFIG. 2 c were measured for a number of dilution ratios of hydrofluoric acid and for a number of different temperatures at which the etch process was performed. - The diluted hydrofluoric acid was obtained by diluting concentrated hydrofluoric acid having a concentration of 49 percent by mass at the dilution ratios specified in the first column. The temperature at which the etch process was performed is shown in the second column. The third column shows the etch rate of the silicon nitride sidewall spacer and the fourth column shows the etch rate of the silicon dioxide liner layer. The fifth column of Table 1 shows the selectivity of the etch process, being a ratio between the etch rate of the silicon nitride sidewall spacer and the etch rate of the silicon dioxide liner layer.
- As can be seen from Table 1, both the etch rate of the silicon nitride sidewall spacer and the etch rate of the silicon dioxide liner layer decrease with increasing dilution of the hydrofluoric acid. However, the etch rate of the silicon dioxide liner layer decreases faster than the etch rate of the silicon nitride sidewall spacer, so that the selectivity of the etch process increases with increasing dilution of the hydrofluoric acid.
- Moreover, from Table 1 it can be seen that, at higher temperature, greater etch rates are obtained both for silicon nitride and for silicon dioxide. The etch rate of silicon nitride increases to a greater extent than the etch rate of silicon dioxide when the temperature at which the etch process is performed is increased, so that a greater selectivity of the etching of silicon nitride with respect to the etching of silicon dioxide may be obtained when the etch process is performed at a higher temperature.
- Accordingly, a relatively high selectivity of the etching of silicon nitride with respect to silicon dioxide may be obtained by using a relatively low concentration of the hydrofluoric acid and a relatively high temperature of the etch process. However, since the etch rate of silicon nitride decreases with decreasing concentration of the hydrofluoric acid, in some embodiments, a moderately low concentration of the hydrofluoric acid may be used for completely or partially removing the silicon
nitride sidewall spacer 214, so that the process time required for completely or partially removing the siliconnitride sidewall spacer 214 is reduced compared to embodiments wherein a very low concentration of the hydrofluoric acid is used. - In embodiments, the concentration of the hydrofluoric acid may be in a range from about 0.0057-0.057 percent by mass, corresponding to dilution ratios of concentrated hydrofluoric acid having a concentration of 49 percent by mass in a range from about 1000:1 to about 10000:1, and the temperature of the wet etch process may be in a range from about 40-100° C.
- In embodiments, the concentration of the hydrofluoric acid and the temperature at which the wet etch process is performed may be adapted such that an etch rate of silicon nitride is greater than an etch rate of silicon dioxide, greater than 5 times the etch rate of silicon dioxide, greater than 10 times the etch rate of silicon dioxide and/or greater than 20 times the etch rate of silicon dioxide. Suitable concentrations and temperatures of the hydrofluoric acid for obtaining a desired selectivity of the etch process may be determined on the basis of Table 1, or by performing experiments wherein the etch rates of silicon nitride and silicon dioxide are measured as a function of the concentration of the hydrofluoric acid and temperature. Depending on the type of process used for depositing silicon oxide and silicon nitride, and parameters of the deposition process, in some embodiments, etch rates obtained for silicon oxide and silicon nitride may deviate from the values shown in Table 1 to a certain, relatively low extent. In such embodiments, temperature and/or concentration of the hydrofluoric acid may be adapted on the basis of experiments to provide a desired selectivity of the etch process.
- In embodiments, the concentration of the hydrofluoric acid may be in a range from about 0.0095-0.032 percent by mass and/or in a range from about 0.0095-0.014 percent by mass, corresponding to a dilution of concentrated hydrofluoric acid having a concentration of 49% with water at a volume ratio of water to hydrofluoric acid in a range from about 1800:1 to about 6000:1 and/or in a range from about 4000:1 to about 6000:1. The temperature at which the etch process is performed may be in a range from about 60-100° C. and/or in a range from about 70-90° C. In embodiments, the concentrated hydrofluoric acid may be diluted with water at a dilution ratio of 5000:1, and the wet etch process may be performed at a temperature of about 80° C.
-
TABLE 2 60 C. 80 C. 4000:1 5000:1 4000:1 5000:1 dHF dHF dHF dHF 300 Å SiN Process Time 26 min 32 min 12 min 15 min Sheet Resistance Increase (300 Å Process Time) NiSi 0.19% 0.27% 0.15% 0.17% NiSiGe 0.75% 0.64% 0.42% 0.44% Gate Etch Rates (Å/min) HfSiON 0.5 0.4 1.6 1.3 HfOx 3.2 2.5 7.7 5.7 TiN—Al—TiN 3.9 3.7 10 9.8 - Table 2 shows the process time required for removing a silicon nitride layer having a thickness of 300 Å, the increase of the sheet resistance of layers of nickel silicide and nickel germano-silicide obtained after exposure of the layer of nickel silicide or nickel germano-silicide to the etchant for a time interval required for removing a silicon nitride layer having a thickness of 300 Å, and etch rates of materials that may be employed in the formation of gate electrodes and gate insulation layers of field effect transistors for wet etch processes performed at temperatures of 60° C. and 80° C. with hydrofluoric acid obtained by dilution of concentrated hydrofluoric acid having a concentration of 49 percent by mass at a volume ratio of 4000:1 and 5000:1 of water to concentrated hydrofluoric acid.
- As can be seen from Table 2, only a moderately low increase of the sheet resistance of nickel silicide and nickel germano-silicide is obtained, indicating that the nickel silicide and the nickel germano-silicide are affected by the etch process to a relatively low extent. Accordingly, by employing a wet etch process wherein an etchant comprising hydrofluoric acid is used for removing the silicon
nitride sidewall spacer 214, an adverse influence of the wet etch process for removing the siliconnitride sidewall spacer 214 on the conductivity of thesilicide portions source region 204, thedrain region 205 and thegate electrode 208, respectively, may be avoided or at least reduced. Moreover, since hafnium silicon oxynitride, hafnium oxide, as well as titanium nitride and aluminum gate electrodes are affected by the etchant to a relatively low extent, an adverse influence of the wet etch process on transistors comprising a high-k material in thegate insulation layer 207 and/or ametal gate electrode 208 may be avoided or at least reduced. - In other embodiments, the
etchant 225 may comprise phosphoric acid. The phosphoric acid may have a concentration in a range from about 60-85 percent by mass and a temperature in a range from about 110-150° C., wherein the temperature of the phosphoric acid may be selected such that it is below the boiling point of the phosphoric acid at the respective concentration. In embodiments, the concentration of the phosphoric acid may be in a range from about 65-70 percent by mass, and the temperature of the phosphoric acid may be in a range from about 110-130° C. For example, the phosphoric acid may have a temperature of about 120° C. -
TABLE 3 120 C. 120 C. 120 C. 120 C. 65% 70% 75% 85% H3PO4 H3PO4 H3PO4 H3PO4 Spacer Etch Rates (Å/min) Si3N4 sidewall spacer 22 25.6 23.6 18.1 SiO2 liner layer 0.9 1.1 1.3 1.4 Nitride-Oxide Selectivity 24.4 23.3 18.2 12.9 300 Å SiN Process Time 14 min 12 min 13 min 17 min Sheet Resistance Increase (300 Å Process Time) NiSi 0.5% 0.8% 1.0% 1.6% NiSiGe 1.3% 1.4% 1.3% 3.3% Gate Etch Rates (Å/min) HfSiON 2.0 2.0 2.6 2.1 HfOx >17 >17 >17 >17 TiN—Al—TiN 19.8 19.7 17.7 13.2 - Table 3 shows etch rates of silicon nitride sidewall spacers similar to the silicon
nitride sidewall spacer 214 shown inFIG. 2 c and a silicon dioxide liner layer similar to thesecond liner layer 213 shown inFIG. 2 c, a selectivity of the etching of silicon nitride with respect to silicon dioxide, a process time required for removing a silicon nitride layer having a thickness of 300 Å, an increase of the sheet resistance of nickel silicide and nickel germano-silicide obtained after exposure of the nickel silicide and the nickel germano-silicide to the etchant for the process time required for removing a silicon nitride layer having a thickness of 300 Å and etch rates of materials employed for metal gate electrodes and high-k gate insulation layers for phosphoric acid concentrations of 65 percent, 70 percent, 75 percent and 85 percent by mass at a temperature of 120° C. - As can be seen from Table 3, performing a wet etch process wherein an etchant comprising phosphoric acid is used allows selectively removing silicon nitride with respect to silicon dioxide, nickel silicide, nickel germano-silicide and hafnium silicon oxynitride.
- Accordingly, in embodiments, a wet etch process wherein an etchant comprising phosphoric acid is used may be employed for completely or partially removing the silicon
nitride sidewall spacer 214. Since relatively high etch rates of hafnium oxide and a TiN—Al—TiN gate electrode may be obtained for an etchant comprising phosphoric acid, wet etch processes wherein an etchant comprising phosphoric acid is used may be employed in embodiments wherein other materials are provided in thesemiconductor structure 200 and/or wherein thegate electrode 208 is protected by features such as, for example, a capping layer. - Since wet etch processes wherein an
etchant 225 comprising hydrofluoric acid and/or phosphoric acid is employed can affect silicon and silicon-germanium to a relatively low extent, a formation of pits adjacent thesilicide portions source region 204 and thedrain region 205 may be avoided or at least reduced, even if portions of thesemiconductor layer 203 are exposed belowoverhangs 219 of the siliconnitride sidewall spacer 214. - Furthermore, using a wet etch process wherein an
etchant 225 comprising hydrofluoric acid and/or phosphoric acid is employed can allow avoiding a sputtering of silicide and/or germano-silicide inportions FIGS. 1 a and 1 b is employed. This may help to avoid or at least reduce an increase of the parasitic capacitance between thegate electrode 208 and contact structures used for providing electric contact to thesource region 204 and thedrain region 205. Moreover, a formation of nickel silicide foam defects may be avoided or at least reduced, the process complexity may be reduced compared to embodiments wherein reactive ion etching is employed, and a wet etch process may be implemented as a bench process, which may entail greater throughput and reduced cost. - Moreover, a wet etch process wherein an
etchant 225 comprising hydrofluoric acid and/or phosphoric acid is used for removing the siliconnitride sidewall spacer 214 may help to provide a greater selectivity of the etching of silicon nitride with respect to the etching of silicon dioxide than a reactive ion etch process as described above with respect toFIGS. 1 a and 1 b. This may help to avoid or at least reduce an etching of thesecond liner layer 213 and/or the silicondioxide sidewall spacer 212, and may help to avoid or at least reduce an etching of theinsulation structure 206 in embodiments wherein theinsulation structure 206 comprises silicon dioxide. A reduced etching of theinsulation structure 206 may help to avoid an increased topology of thesemiconductor structure 200, which might lead to a formation of voids in the deposition of an interlayer dielectric over thesemiconductor structure 200. -
FIG. 2 d shows a schematic cross-sectional view of thesemiconductor structure 200 in a later stage of the manufacturing process. After removing the siliconnitride sidewall spacer 214 or a portion thereof by means of a wet etch process, anetch stop layer 215 and a stresseddielectric layer 216 may be formed above thefield effect transistor 202. Theetch stop layer 215 and the stresseddielectric layer 216 may be formed by means of known processes used for forming etch stop layers and stressed dielectric layers, such as, for example, plasma-enhanced chemical vapor deposition. In some embodiments, the stresseddielectric layer 216 may comprise silicon nitride, and may have a tensile or compressive intrinsic stress. - In some embodiments, the stressed
dielectric layer 216 may be removed from field effect transistors of one type, for example from P-channel transistors, and a further stressed dielectric layer (not shown) having a different type of stress than the stresseddielectric layer 216 may be formed over the field effect transistors of the one type. In embodiments, a stressed dielectric layer having a tensile stress may be formed over N-channel field effect transistors, and a stressed dielectric layer having a compressive stress may be formed over P-channel field effect transistors. Thus, a different strain may be provided in N-channel field effect transistors and in P-channel field effect transistors. - Thereafter, further known processes for forming a semiconductor structure may be performed, which may include the deposition of a dielectric layer and the formation of contacts for contacting the
source region 204, thedrain region 205 and thegate electrode 208. - The particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. For example, the process steps set forth above may be performed in a different order. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention. Accordingly, the protection sought herein is as set forth in the claims below.
Claims (20)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/655,844 US8716136B1 (en) | 2012-10-19 | 2012-10-19 | Method of forming a semiconductor structure including a wet etch process for removing silicon nitride |
TW102126235A TWI517251B (en) | 2012-10-19 | 2013-07-23 | Method of forming a semiconductor structure including a wet etch process for removing silicon nitride |
CN201310486485.5A CN103779207B (en) | 2012-10-19 | 2013-10-17 | Comprising wet etching processing procedure removing the method for forming semiconductor structure of silicon nitride |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/655,844 US8716136B1 (en) | 2012-10-19 | 2012-10-19 | Method of forming a semiconductor structure including a wet etch process for removing silicon nitride |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140113455A1 true US20140113455A1 (en) | 2014-04-24 |
US8716136B1 US8716136B1 (en) | 2014-05-06 |
Family
ID=50485713
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/655,844 Expired - Fee Related US8716136B1 (en) | 2012-10-19 | 2012-10-19 | Method of forming a semiconductor structure including a wet etch process for removing silicon nitride |
Country Status (3)
Country | Link |
---|---|
US (1) | US8716136B1 (en) |
CN (1) | CN103779207B (en) |
TW (1) | TWI517251B (en) |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150162224A1 (en) * | 2013-12-11 | 2015-06-11 | SCREEN Holdings Co., Ltd. | Substrate treatment method and substrate treatment apparatus |
CN107689395A (en) * | 2016-08-03 | 2018-02-13 | 台湾积体电路制造股份有限公司 | Semiconductor devices and method |
US20180138405A1 (en) * | 2016-11-11 | 2018-05-17 | Lam Research Corporation | Method for reducing the wet etch rate of a sin film without damaging the underlying substrate |
CN108231778A (en) * | 2016-12-09 | 2018-06-29 | 联华电子股份有限公司 | Semiconductor element and preparation method thereof |
US10269559B2 (en) | 2017-09-13 | 2019-04-23 | Lam Research Corporation | Dielectric gapfill of high aspect ratio features utilizing a sacrificial etch cap layer |
US10566186B2 (en) | 2016-05-06 | 2020-02-18 | Lam Research Corporation | Methods of encapsulation |
US10629435B2 (en) | 2016-07-29 | 2020-04-21 | Lam Research Corporation | Doped ALD films for semiconductor patterning applications |
US10804099B2 (en) | 2014-11-24 | 2020-10-13 | Lam Research Corporation | Selective inhibition in atomic layer deposition of silicon-containing films |
US10832908B2 (en) | 2016-11-11 | 2020-11-10 | Lam Research Corporation | Self-aligned multi-patterning process flow with ALD gapfill spacer mask |
US11239420B2 (en) | 2018-08-24 | 2022-02-01 | Lam Research Corporation | Conformal damage-free encapsulation of chalcogenide materials |
US11404275B2 (en) | 2018-03-02 | 2022-08-02 | Lam Research Corporation | Selective deposition using hydrolysis |
US11411009B2 (en) | 2018-04-12 | 2022-08-09 | United Microelectronics Corp. | Semiconductor device and method for fabricating the same |
US11929290B2 (en) | 2020-08-31 | 2024-03-12 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Method of manufacturing microelectronic components |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10872788B2 (en) * | 2018-11-26 | 2020-12-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Wet etch apparatus and method for using the same |
CN113322071A (en) * | 2021-05-28 | 2021-08-31 | 长江存储科技有限责任公司 | Etching composition and method of use thereof |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8178902B2 (en) * | 2004-06-17 | 2012-05-15 | Infineon Technologies Ag | CMOS transistor with dual high-k gate dielectric and method of manufacture thereof |
JP2009010107A (en) * | 2007-06-27 | 2009-01-15 | Oki Electric Ind Co Ltd | Semiconductor device and manufacturing method therefor |
US7902082B2 (en) * | 2007-09-20 | 2011-03-08 | Samsung Electronics Co., Ltd. | Method of forming field effect transistors using diluted hydrofluoric acid to remove sacrificial nitride spacers |
JP2011082216A (en) * | 2009-10-02 | 2011-04-21 | Fujitsu Ltd | Compound semiconductor device and method for manufacturing the same |
-
2012
- 2012-10-19 US US13/655,844 patent/US8716136B1/en not_active Expired - Fee Related
-
2013
- 2013-07-23 TW TW102126235A patent/TWI517251B/en not_active IP Right Cessation
- 2013-10-17 CN CN201310486485.5A patent/CN103779207B/en not_active Expired - Fee Related
Cited By (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150162224A1 (en) * | 2013-12-11 | 2015-06-11 | SCREEN Holdings Co., Ltd. | Substrate treatment method and substrate treatment apparatus |
US9431277B2 (en) * | 2013-12-11 | 2016-08-30 | SCREEN Holdings Co., Ltd. | Substrate treatment method and substrate treatment apparatus |
US10804099B2 (en) | 2014-11-24 | 2020-10-13 | Lam Research Corporation | Selective inhibition in atomic layer deposition of silicon-containing films |
US10566186B2 (en) | 2016-05-06 | 2020-02-18 | Lam Research Corporation | Methods of encapsulation |
US10763107B2 (en) | 2016-05-06 | 2020-09-01 | Lam Research Corporation | Methods of encapsulation |
US10629435B2 (en) | 2016-07-29 | 2020-04-21 | Lam Research Corporation | Doped ALD films for semiconductor patterning applications |
US11527628B2 (en) | 2016-08-03 | 2022-12-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method |
CN107689395A (en) * | 2016-08-03 | 2018-02-13 | 台湾积体电路制造股份有限公司 | Semiconductor devices and method |
TWI679685B (en) * | 2016-08-03 | 2019-12-11 | 台灣積體電路製造股份有限公司 | Semiconductor devices and methods for forming the same |
US10510850B2 (en) * | 2016-08-03 | 2019-12-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method |
US10522635B2 (en) | 2016-08-03 | 2019-12-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method |
US10797140B2 (en) | 2016-08-03 | 2020-10-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method |
US10832908B2 (en) | 2016-11-11 | 2020-11-10 | Lam Research Corporation | Self-aligned multi-patterning process flow with ALD gapfill spacer mask |
US20180138405A1 (en) * | 2016-11-11 | 2018-05-17 | Lam Research Corporation | Method for reducing the wet etch rate of a sin film without damaging the underlying substrate |
US10454029B2 (en) * | 2016-11-11 | 2019-10-22 | Lam Research Corporation | Method for reducing the wet etch rate of a sin film without damaging the underlying substrate |
CN108231778A (en) * | 2016-12-09 | 2018-06-29 | 联华电子股份有限公司 | Semiconductor element and preparation method thereof |
US10658172B2 (en) | 2017-09-13 | 2020-05-19 | Lam Research Corporation | Dielectric gapfill of high aspect ratio features utilizing a sacrificial etch cap layer |
US10269559B2 (en) | 2017-09-13 | 2019-04-23 | Lam Research Corporation | Dielectric gapfill of high aspect ratio features utilizing a sacrificial etch cap layer |
US11404275B2 (en) | 2018-03-02 | 2022-08-02 | Lam Research Corporation | Selective deposition using hydrolysis |
US11411009B2 (en) | 2018-04-12 | 2022-08-09 | United Microelectronics Corp. | Semiconductor device and method for fabricating the same |
US11239420B2 (en) | 2018-08-24 | 2022-02-01 | Lam Research Corporation | Conformal damage-free encapsulation of chalcogenide materials |
US11832533B2 (en) | 2018-08-24 | 2023-11-28 | Lam Research Corporation | Conformal damage-free encapsulation of chalcogenide materials |
US11929290B2 (en) | 2020-08-31 | 2024-03-12 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Method of manufacturing microelectronic components |
Also Published As
Publication number | Publication date |
---|---|
CN103779207A (en) | 2014-05-07 |
US8716136B1 (en) | 2014-05-06 |
TW201417182A (en) | 2014-05-01 |
CN103779207B (en) | 2017-06-09 |
TWI517251B (en) | 2016-01-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8716136B1 (en) | Method of forming a semiconductor structure including a wet etch process for removing silicon nitride | |
US8835936B2 (en) | Source and drain doping using doped raised source and drain regions | |
CN105428304B (en) | Semiconductor structure and method of forming isolation between fin structures of fin device | |
US7354838B2 (en) | Technique for forming a contact insulation layer with enhanced stress transfer efficiency | |
US8283226B2 (en) | Method for manufacturing semiconductor device | |
US20070200179A1 (en) | Strain enhanced CMOS architecture with amorphous carbon film and fabrication method of forming the same | |
US7683441B2 (en) | Semiconductor device and method for fabricating the same | |
US20140273365A1 (en) | Methods of forming contacts to source/drain regions of finfet devices by forming a region that includes a schottky barrier lowering material | |
US20150031179A1 (en) | Method of forming a semiconductor structure including silicided and non-silicided circuit elements | |
CN105023840A (en) | Strained semiconductor device with recessed channel and method for forming the sanme | |
CN104810368A (en) | Cmos transistor and forming method thereof | |
CN109427677B (en) | Semiconductor structure and forming method thereof | |
US9117904B2 (en) | Semiconductor structure having trimming spacers | |
US8722485B1 (en) | Integrated circuits having replacement gate structures and methods for fabricating the same | |
KR101197464B1 (en) | Method of manufacturing a semiconductor device | |
US7923365B2 (en) | Methods of forming field effect transistors having stress-inducing sidewall insulating spacers thereon | |
US20160204218A1 (en) | Semiconductor structure comprising an aluminum gate electrode portion and method for the formation thereof | |
KR20110135771A (en) | Method of fabricating semiconductor integrated circuit device | |
CN103545185A (en) | Method of producing semiconductor device by pseudo-gate | |
US7470562B2 (en) | Methods of forming field effect transistors using disposable aluminum oxide spacers | |
CN104465486A (en) | Method for forming semiconductor device | |
CN102117773B (en) | Semiconductor device and method for manufacturing same with stress memorization technology process | |
US20130109173A1 (en) | Methods for removing silicon nitride spacer, forming transistor and forming semiconductor devices | |
US7179745B1 (en) | Method for offsetting a silicide process from a gate electrode of a semiconductor device | |
CN104078358A (en) | Method for producing MOS transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:REIMER, BERTHOLD;VON KLUGE, JOHANNES;BEYER, SVEN;SIGNING DATES FROM 20120925 TO 20120926;REEL/FRAME:029159/0054 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20220506 |