US20140110761A1 - Monolithic HBT with Wide-Tuning Range Varactor - Google Patents
Monolithic HBT with Wide-Tuning Range Varactor Download PDFInfo
- Publication number
- US20140110761A1 US20140110761A1 US13/665,876 US201213665876A US2014110761A1 US 20140110761 A1 US20140110761 A1 US 20140110761A1 US 201213665876 A US201213665876 A US 201213665876A US 2014110761 A1 US2014110761 A1 US 2014110761A1
- Authority
- US
- United States
- Prior art keywords
- layer
- semiconductor
- semiconductor device
- base layer
- tuning
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 182
- 239000000463 material Substances 0.000 claims abstract description 35
- 239000000758 substrate Substances 0.000 claims abstract description 34
- 230000007704 transition Effects 0.000 claims description 19
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims description 17
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 claims description 6
- 230000007423 decrease Effects 0.000 claims description 4
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 12
- 238000010586 diagram Methods 0.000 description 10
- 238000000034 method Methods 0.000 description 7
- 239000003990 capacitor Substances 0.000 description 6
- 229910045601 alloy Inorganic materials 0.000 description 5
- 239000000956 alloy Substances 0.000 description 5
- 230000015556 catabolic process Effects 0.000 description 5
- 239000002019 doping agent Substances 0.000 description 5
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 4
- 229910052738 indium Inorganic materials 0.000 description 4
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 4
- 238000009826 distribution Methods 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- -1 SixGe1-x Chemical compound 0.000 description 2
- 229910020751 SixGe1-x Inorganic materials 0.000 description 2
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 2
- 229910052733 gallium Inorganic materials 0.000 description 2
- UJXZVRRCKFUQKG-UHFFFAOYSA-K indium(3+);phosphate Chemical compound [In+3].[O-]P([O-])([O-])=O UJXZVRRCKFUQKG-UHFFFAOYSA-K 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 229910005540 GaP Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- 229910019142 PO4 Inorganic materials 0.000 description 1
- 238000003877 atomic layer epitaxy Methods 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 239000012141 concentrate Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 239000012777 electrically insulating material Substances 0.000 description 1
- 238000000609 electron-beam lithography Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 238000009499 grossing Methods 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- NBIIXXVUZAFLBC-UHFFFAOYSA-K phosphate Chemical compound [O-]P([O-])([O-])=O NBIIXXVUZAFLBC-UHFFFAOYSA-K 0.000 description 1
- 239000010452 phosphate Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000004549 pulsed laser deposition Methods 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000000927 vapour-phase epitaxy Methods 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0605—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits made of compound material, e.g. AIIIBV
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/8252—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using III-V technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0641—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region without components of the field effect type
- H01L27/0647—Bipolar transistors in combination with diodes, or capacitors, or resistors, e.g. vertical bipolar transistor and bipolar lateral transistor and resistor
- H01L27/0652—Vertical bipolar transistor in combination with diodes, or capacitors, or resistors
- H01L27/0664—Vertical bipolar transistor in combination with diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0821—Collector regions of bipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/201—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
- H01L29/205—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys in different semiconductor regions, e.g. heterojunctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/36—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the concentration or distribution of impurities in the bulk material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66234—Bipolar junction transistors [BJT]
- H01L29/6631—Bipolar junction transistors [BJT] with an active layer made of a group 13/15 material
- H01L29/66318—Heterojunction transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/73—Bipolar junction transistors
- H01L29/737—Hetero-junction transistors
- H01L29/7371—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/92—Capacitors having potential barriers
- H01L29/93—Variable capacitance diodes, e.g. varactors
Definitions
- the present application relates to semiconductor devices for use in radio frequency applications, to variable capacitance capacitors and heterojunction bipolar transistors, and to voltage-controlled oscillators using such components.
- variable capacitor element (varactor) needs a high breakdown voltage to implement a wide tuning frequency range, and the high breakdown voltage typically requires a thick layer of the relevant material, which leads to a higher resistance in that layer than a thinner layer of the same material.
- a semiconductor device has tunable capacitance that varies in accordance with a voltage applied between a first contact and a second contact.
- the semiconductor device comprises a substrate, a semiconductor base layer comprising a first semiconductor material having a first band-gap, and a plurality of successive semiconductor layers positioned between the substrate and the semiconductor base layer.
- the plurality of successive semiconductor layers includes a tuning layer comprising a second semiconductor material having a second band-gap larger than the first band-gap.
- the tuning layer also has a non-uniform doping profile with a doping concentration that varies in accordance with the distance from the surface of the tuning layer proximal to the semiconductor base layer.
- the first contact is electrically coupled to the semiconductor base layer and the second contact is electrically coupled to a respective layer in the plurality of successive semiconductor layers.
- the device comprises a heterojunction bipolar transistor (HBT) having a base, collector and emitter.
- the semiconductor base layer comprises the base of the HBT.
- At least one respective layer of the plurality of successive semiconductor layers comprises the collector of the HBT.
- the device further comprises one or more additional semiconductor layers that comprise the emitter of the HBT.
- At least one of the additional semiconductor layers comprises a third semiconductor material having a third band-gap.
- the HBT is a double heterojunction bipolar transistor, and the first band-gap (e.g., the band-gap corresponding to the semiconductor base layer), is smaller than the second band-gap and the third band gap.
- the HBT is a single heterojunction bipolar transistor, and the first band-gap and the third band-gap are the same or nearly the same.
- the device comprises a voltage controlled oscillator that includes an HBT and at least one additional circuit element.
- the HBT includes the substrate, a semiconductor base layer, plurality of successive semiconductor layers positioned between the substrate and the semiconductor base layer, the first contact and the second contact.
- the device comprises a voltage controlled oscillator that includes a varactor and at least one additional circuit element.
- the varactor includes the substrate, a semiconductor base layer, plurality of successive semiconductor layers positioned between the substrate and the semiconductor base layer, the first contact and the second contact.
- At least one of the semiconductor substrate and a respective layer of the plurality of successive semiconductor layers, excluding the tuning layer, comprises gallium arsenide (GaAs).
- the tuning layer comprises an indium gallium phosphide (InGaP) layer.
- InGaP indium gallium phosphide
- the non-uniform doping profile of the tuning layer comprises a graded doping profile that monotonically decreases from the surface of the tuning layer proximal to the semiconductor base layer to an opposing surface of the tuning layer distal to the semiconductor base layer.
- the non-uniform doping profile is a staircase doping profile.
- the non-uniform doping profile is a hyper-abrupt doping profile.
- the plurality of semiconductor layers positioned between the substrate and the semiconductor base layer includes a transition layer between the tuning layer and the semiconductor base layer.
- the transition layer is a layer of the same material as the semiconductor base layer, but with a different doping type than a doping type of the semiconductor base layer.
- a semiconductor device comprises a substrate, a transistor structure positioned on the substrate, and a varactor structure positioned on the substrate physically separated from the transistor structure.
- the varactor and the transistor have distinct instances of a common set of layers.
- FIG. 1 is a schematic cross-sectional view of a heterojunction bipolar transistor (HBT) in accordance with some embodiments.
- HBT heterojunction bipolar transistor
- FIG. 2 is a schematic cross-sectional view of a heterojunction bipolar transistor (HBT) with an n-InGaP collector layer, the n-InGaP collector layer having a non-uniform doping profile in accordance with some embodiments.
- HBT heterojunction bipolar transistor
- FIGS. 3A-3B are schematic diagrams with cross-sectional views of a semiconductor device having a tunable capacitance in accordance with some embodiments.
- FIGS. 3C-3D are schematic diagrams with cross-sectional views of a semiconductor device with a tuning layer in accordance with some embodiments.
- FIGS. 3E-3F are schematic diagrams with cross-sectional views of a semiconductor device with an n-InGaP tuning layer in accordance with some embodiments.
- FIGS. 4A-4B are schematic diagrams with cross-sectional views of a semiconductor device with a tuning layer, the tuning layer having various non-uniform doping profiles in accordance with some embodiments.
- FIG. 5 is a schematic diagram with a cross-sectional view of a semiconductor device with a corresponding graph illustrating a hyper-abrupt non-uniform doping profile in the tuning layer in accordance with some embodiments.
- FIG. 6 is a schematic diagram with a cross-sectional view of a semiconductor device with a corresponding graph illustrating a staircase non-uniform doping profile in the tuning layer in accordance with some embodiments.
- FIG. 7 is a schematic diagram with a cross-sectional view of a monolithic semiconductor device with an HBT and a varactor in accordance with some embodiments.
- FIG. 8 is a block diagram illustrating a voltage controlled oscillator circuit in accordance with some embodiments.
- FIG. 1 is a schematic cross-sectional view of a heterojunction bipolar transistor (HBT) 100 in accordance with some embodiments.
- HBT heterojunction bipolar transistor
- Instances of HBT 100 that are used as bipolar transistors exhibit low emitter-collector resistance, while instances of HBT 100 that are used as a varactor (e.g., using the base and collector as terminals of the varactor) provide a wide-tuning range.
- a non-uniform doping concentration in a tuning layer e.g., tuning layer 108 ) provides a capacitance that varies inversely with the square of the applied voltage.
- the varactor with this voltage versus capacitance relationship can then be used in a voltage-controlled oscillator, incorporating an instance of HBT 100 used as a bipolar transistor and an instance of the varactor, having a linear voltage versus frequency relationship.
- HBT 100 is an npn HBT.
- HBT 100 is a pnp HBT.
- npn HBT npn HBT
- pnp HBTs pnp HBTs
- HBT 100 is fabricated on a semiconductor substrate 102 comprising any material such as gallium arsenide (GaAs), indium phosphate (InP), silicon (Si), silicon germanium (SiGe), silicon carbide (SiC), gallium nitride (GaN), sapphire, quartz, or an alloy of such materials.
- GaAs gallium arsenide
- InP indium phosphate
- Si silicon
- SiGe silicon germanium
- SiC silicon carbide
- GaN gallium nitride
- sapphire quartz
- quartz gallium nitride
- any molar ratio of indium, gallium and arsenide e.g., In x Ga 1-x As, or alloys of In x Ga 1-x As containing additional dopants
- InGaAs any molar ratio of indium, gallium and phosphate (e.g., In x Ga 1-x P, or alloys of In x Ga 1- P containing additional dopants) are herein referred to as InGaP.
- semiconductor substrate 102 is a wafer of a semiconductor material.
- semiconductor substrate 102 is a portion of a wafer of a semiconductor material (e.g., a chip or die).
- semiconductor substrate 102 is nearly intrinsic (e.g., is very lightly doped or not doped at all).
- semiconductor 102 is extrinsic (e.g., doped with p-type dopants or n-type dopants).
- HBT 100 contains a semiconductor base layer 104 comprising a first semiconductor material with a first band-gap, E g1 , electrically coupled to base contacts 106 A-B.
- semiconductor base layer 104 is a p-type material such as p ⁇ doped GaAs with a thickness of 200-1000 ⁇ and doping concentrations in the range of 1 ⁇ 10 18 cm ⁇ 3 to 5 ⁇ 10 19 cm ⁇ 3 .
- HBT 100 also includes a plurality of successive semiconductor layers positioned between semiconductor substrate 102 and semiconductor base layer 104 .
- the plurality of successive semiconductor layers includes a tuning layer 108 comprising a second semiconductor material with a second band-gap, E g2 .
- tuning layer 108 functions as the collector of the HBT.
- the second semiconductor material is InGaP, as shown in the example in FIG. 2 .
- the second semiconductor material is GaAs. Because of its function as the collector of HBT 100 , it is desirable to keep tuning layer 108 thin in order to lower the transit time of HBT 100 .
- tuning layer 108 has a non-uniform doping profile with a doping concentration that varies in accordance with the distance from the surface of the tuning layer proximal to the semiconductor base layer. Aspects of the non-uniform doping layer, including its functionality, will be discussed with reference to FIGS. 3-6 .
- Semiconductor layer 110 is also included in the plurality of successive semiconductor layer.
- semiconductor layer 110 is the sub-collector of the HBT.
- semiconductor layer 110 comprises the same material as semiconductor substrate 102 (e.g., GaAs) but with different doping profiles.
- semiconductor layer 110 is n+ doped with doping concentrates in excess of 4 ⁇ 10 18 cm ⁇ 3 .
- Semiconductor layer 110 is electrically coupled to collector contacts 111 A-B.
- HBT 100 includes a transition layer.
- transition layer 112 is a setback layer that provides band-gap smoothing and suppresses an electron blocking effect.
- transition layer 112 comprises a 200-600 ⁇ thick sub-layer of GaAs ranging from undoped to n-doped with doping concentrations up to 5 ⁇ 10 16 cm ⁇ 3 .
- transition layer 112 further comprises a 50-100 ⁇ thick delta doping sub-layer comprising highly n-doped InGaP (e.g., doping ranging from 1 ⁇ 10 18 cm ⁇ 3 to 3 ⁇ 10 18 cm ⁇ 3 ).
- transition layer 112 includes a plurality of successive semiconductor sublayers.
- the plurality of successive semiconductor sublayers include ternary or quaternary semiconductor layers that function to smooth out conduction band discontinuity between the base and collector layers.
- HBT 100 also contains additional layers which comprise a semiconductor emitter 114 .
- At least one of the layers in emitter 114 for example a layer adjacent base 104 , comprises a third semiconductor material with a third band-gap, E g3 .
- the third band-gap is also larger than the first band-gap, in which case HBT 100 is a double heterojunction bipolar transistor (DHBT).
- Emitter 114 also typically includes one or more semiconductor emitter contact layers positioned between the third semiconductor layer and emitter contact 116 .
- the semiconductor emitter contact layers are electrically coupled to emitter contact 116 , and a topmost layer of the semiconductor emitter contact layers is physically connected to emitter contact 116 as well.
- semiconductor layers such as those layers discussed above can be grown on semiconductor substrate 102 using any suitable means.
- the semiconductor layers are grown using an epitaxial growth method, such as molecular beam epitaxy, atomic layer epitaxy, or metalorganic vapor phase epitaxy.
- an epitaxial growth method such as molecular beam epitaxy, atomic layer epitaxy, or metalorganic vapor phase epitaxy.
- patterning is achieved using techniques such as optical lithography, electron beam lithography, wet etching, dry etching and lift-off techniques. Such techniques can be used alone or in combination to produce the desired patterning.
- Contacts such as base contact 106 A-B, collector contact 111 A-B, and emitter contact 116 provide a conducting path between the device and external circuit elements.
- Contacts can be any suitable conducting material, for example metal or polysilicon, and in some implementations includes multiple layers of materials, as well known in the art.
- Metal contacts can be deposited using a variety of metal deposition techniques (such as RF or DC sputtering, electroplating, evaporation, pulsed laser deposition, etc) and patterned using the techniques described above.
- FIG. 2 is a schematic cross-sectional view of a particular example of a heterojunction bipolar transistor (HBT) described with reference to FIG. 1 .
- semiconductor emitter 114 comprises the exemplary structure of sub-layers described in TABLE 1.
- the “x” factor in TABLE 1 also called the Indium fractional component, refers to the “x” subscript in In x Ga 1-x As and In x Ga 1-x P. More generally, the emitter is, or includes, an InGaP layer, a GaAs layer, and/or an InGaAs layer.
- FIG. 3A is schematic cross-sectional view of a varactor 300 having a tunable capacitance in accordance with some embodiments.
- varactor 300 and HBT 100 are part of a MMIC. In such cases, it is desirable for fabrication reasons for varactor 300 and HBT 100 to share distinct instances of a common set of layers. To achieve this, the base-collector junction diode of an instance of HBT 100 is, in some implementations, used as varactor 300 .
- varactor 300 comprises a subset of the layers described with reference to HBT 100 , which simplifies the process of fabricating varactor 300 and HBT 100 on the same chip.
- the semiconductor base layer 304 in varactor 300 is an instance of a base layer such as base layer 104 described with reference to HBT 100 .
- varactor 300 and HBT 100 have identical layers, including the emitter structure previously described, and the MMIC is configured to use the base-collector junction diode as a tunable capacitance device in varactor 300 .
- the emitter structure (not shown) of the varactor is unused (e.g., connected to the base contact, or the emitter contact is unconnected).
- first contact 306 is electrically coupled to base layer 104 and second contact 311 is electrically coupled to semiconductor layer 110 .
- semiconductor base layer 104 and semiconductor tuning layer 108 have opposite doping types (e.g., semiconductor base layer 104 is p ⁇ doped and semiconductor tuning layer 108 is n-doped).
- varactor 300 a pn-junction having a depletion region within the device. The depletion region has a “depletion width” that varies with material properties, including doping concentration, on either side of the junction.
- varactor 300 is operated in reverse bias by holding second contact 311 at a higher voltage than first contact 306 .
- the depletion width of varactor 300 and hence the capacitance is varied according to the applied reverse bias as well as the doping concentration in tuning layer 308 .
- the breakdown voltage of tuning layer 108 needs to be relatively high.
- the use of a larger band-gap material (as compared to GaAs), such as InGaP, as the second semiconductor material helps to mitigate the problem of breakdown voltage while maintaining an acceptably thin collector to provide the low transit time needed for HBT performance.
- FIG. 3B is a schematic cross-sectional view of a varactor 310 .
- Varactor 310 shares analogous layers to those described with reference to varactor 300 .
- Varactor 310 also has an instance of a transition layer 312 , similar to transition layer 112 described with reference to HBT 100 .
- FIG. 3C is a schematic cross-sectional view of a varactor 320 .
- Varactor 320 shares analogous layers to those described with reference to varactor 300 .
- Varactor 320 also has an instance of a GaAs sub-collector 322 , similar to semiconductor layer 110 described with reference to HBT 100 .
- FIG. 3D is a schematic cross-sectional view of a varactor 330 .
- Varactor 330 shares analogous layers to those described with reference to varactor 300 .
- Varactor 330 also has an instance of an n-doped GaAs transition layer 312 , similar to transition layer 112 described with reference to HBT 100 .
- FIG. 3E is a schematic cross-sectional view of a varactor 340 .
- Varactor 340 shares analogous layers to those described with reference to varactor 300 .
- Varactor 340 also has an instance of an n-doped InGaP tuning layer 308 , similar to semiconductor layer 108 described with reference to HBT 100 .
- FIG. 3F is a schematic cross-sectional view of a varactor 350 .
- Varactor 350 shares analogous layers to those described with reference to varactor 300 .
- Varactor 350 also has an instance of a n-doped GaAs transition layer 312 , similar to transition layer 112 , and an instance of a n-doped InGaP tuning layer 308 , similar to tuning layer 108 , both described above with reference to HBT 100 .
- FIG. 4A is a schematic cross-sectional view of a varactor 460 .
- Varactor 460 shares analogous layers described to those with reference to varactor 300 .
- Varactor 460 also has a tuning layer 462 that is an n-doped InGaP collector with a hyper-abrupt doping profile. The hyper-abrupt doping profile is discussed in greater detail with reference to FIG. 5 .
- FIG. 4B is a schematic cross-sectional view of a varactor 470 .
- Varactor 470 shares analogous layers described with reference to varactor 300 .
- Varactor 470 also has a tuning layer 472 that is an n-doped InGaP collector with a staircase doping profile. The staircase doping profile is discussed in greater detail with reference to FIG. 6 .
- FIG. 5 illustrates a hyper-abrupt non-uniform doping profile in tuning layer 462 of varactor 460 .
- a schematic cross-sectional view of varactor 460 is shown as well as a simplified representation of a plot 500 of the doping profile within the device.
- tuning layer 462 it is, in some implementations, desirable for tuning layer 462 to have a non-uniform doping profile in order to control the (reverse biased) voltage versus capacitance characteristics of varactor 460 .
- the non-uniform profile is a hyper-abrupt profile given by,
- varactor 460 has a capacitance as a function of reverse bias approximated by,
- C is the capacitance of varactor 460
- V R is the applied reverse bias voltage
- e is the fundamental electron charge
- ⁇ s is the permittivity of the second semiconductor material
- V bi is a built-in voltage of the pn-junction that is well-known in the art.
- m capacitance versus reverse bias relationships can thus be realized by adjusting m.
- varactor 460 is a placed in parallel with an inductor with inductance L. The resonance frequency of the LC-circuit created using varactor 460 is then,
- LC-circuit with a resonance frequency that varies linearly as a function of V R .
- the non-uniform doping profile is non-uniform in other directions in addition to being non-uniform as a function of distance from the surface of the tuning layer proximal to the base layer.
- the non-uniform doping distribution is considered hyper-abrupt if the difference between an ideal hyper-abrupt profile (e.g., given by the equation above) is less than a threshold everywhere within tuning layer 462 .
- the non-uniform doping profile is considered hyper-abrupt if an average difference (e.g., a root mean square, or “RMS” difference) is less than a threshold.
- RMS difference is given by the function
- ⁇ RMS ⁇ V ⁇ ( N I ⁇ ( r ) - N R ⁇ ( r ) ) 2 ⁇ ⁇ 3 ⁇ r ⁇ V ⁇ ⁇ 3 ⁇ r
- N 1 is the ideal doping distribution
- N R is the realized hyper-abrupt doping distribution
- V is the volume of the tuning layer
- r is a spatial vector.
- FIG. 6 illustrates a staircase non-uniform doping profile in tuning layer 472 of varactor 470 .
- a schematic cross-sectional view of varactor 470 is shown as well as a simplified representation of a plot 600 of the doping profile within the device.
- the staircase doping profile comprises a graded doping profile that monotonically decreases from the surface of the tuning layer proximal to the semiconductor base layer to an opposing surface of the tuning layer distal to the semiconductor base layer.
- each step of the staircase comprises a sub-layer of the tuning layer.
- the staircase doping profile approximates a hyper-abrupt doping profile.
- the staircase doping profile is a linearly graded doping profile.
- the doping profile is considered a staircase profile if the difference between an ideal staircase doping profile and a realized doping profile is less than a threshold.
- Various manners in which an ideal doping profile and a realized doping profile can be compared are discussed above with reference to the hyper-abrupt doping profiles and apply to staircase doping profiles as well.
- the doping profile is non-uniform in other directions in addition to being non-uniform as a function of distance from the surface of the tuning layer proximal to the base layer.
- FIG. 7 is a schematic diagram with a cross-sectional view of a semiconductor device 700 comprising an HBT 702 and a varactor 704 disposed on the same chip.
- HBT 702 can be any of the embodiments of HBT 100 described above.
- Varactor 704 can be any of the embodiments of the varactors described above.
- HBT 702 and varactor 704 are physically separated from one another on the chip.
- 702 and varactor 704 are electrically isolated from one another on the chip, except through their respective contacts. Electrical isolation can be achieved by replacing or modifying the material between HBT 702 and varactor 704 so that it is an electrically insulating material.
- HBT 702 and varactor 704 are components in a MMIC. In some embodiments, HBT 702 and varactor 704 are components in a VCO.
- FIG. 8 is a schematic diagram of a VCO 800 in accordance with some embodiments.
- Varactor C varactor and inductor L 1 form a resonance circuit 802 with a tunable resonance frequency as described above.
- Inductor L 4 DC-couples tuning voltage V tuning to apply a reverse bias to varactor C varactor .
- Capacitor C 1 AC-couples resonant circuit 802 to the base of HBT T HBT .
- Resistors R 1 and R 2 form a voltage divider with supply voltage Vcc to DC-bias the base of HBT T HBT .
- Capacitor C 2 and inductor L 2 are coupled to the emitter of HBT T HBT and form a microwave matching resonance circuit.
- Capacitor C 3 AC-couples output V out of VCO 800 to external circuitry.
- Inductor L 3 couples voltage V cc to bias the collector of HBT T HBT .
- Inductor L 3 and capacitor C 3 together form a bias Tee.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Bipolar Transistors (AREA)
Abstract
Description
- This application claims priority to U.S. Provisional Application 61/716,342, “Monolithic HBT with Wide-Tuning Range Varactor,” filed Oct. 19, 2012, which is incorporated herein by reference in its entirety.
- The present application relates to semiconductor devices for use in radio frequency applications, to variable capacitance capacitors and heterojunction bipolar transistors, and to voltage-controlled oscillators using such components.
- While the benefits of implementing virtually any electronic circuit on a single integrated circuit (IC) are well known, some electronic circuits are difficult to implement as a monolithic, single IC (sometimes called MMICs for monolithic microwave integrated circuits), because distinct elements of the circuit require properties that are not desirable in other elements. In the case of wide-band microwave-range voltage controlled oscillators (VCOs), the variable capacitor element (varactor) needs a high breakdown voltage to implement a wide tuning frequency range, and the high breakdown voltage typically requires a thick layer of the relevant material, which leads to a higher resistance in that layer than a thinner layer of the same material. While that is not an issue in the varactor, using the same set of material layers for the transistor element of a VCO would result in unsatisfactory transistor performance, due to the relatively longer transit time in the collector. As a result, wide-band microwave frequency VCOs are typically not implemented as MMICs.
- A semiconductor device has tunable capacitance that varies in accordance with a voltage applied between a first contact and a second contact. The semiconductor device comprises a substrate, a semiconductor base layer comprising a first semiconductor material having a first band-gap, and a plurality of successive semiconductor layers positioned between the substrate and the semiconductor base layer. The plurality of successive semiconductor layers includes a tuning layer comprising a second semiconductor material having a second band-gap larger than the first band-gap. The tuning layer also has a non-uniform doping profile with a doping concentration that varies in accordance with the distance from the surface of the tuning layer proximal to the semiconductor base layer. The first contact is electrically coupled to the semiconductor base layer and the second contact is electrically coupled to a respective layer in the plurality of successive semiconductor layers.
- In some embodiments, the device comprises a heterojunction bipolar transistor (HBT) having a base, collector and emitter. The semiconductor base layer comprises the base of the HBT. At least one respective layer of the plurality of successive semiconductor layers comprises the collector of the HBT. The device further comprises one or more additional semiconductor layers that comprise the emitter of the HBT. At least one of the additional semiconductor layers comprises a third semiconductor material having a third band-gap.
- In some embodiments, the HBT is a double heterojunction bipolar transistor, and the first band-gap (e.g., the band-gap corresponding to the semiconductor base layer), is smaller than the second band-gap and the third band gap. In some embodiments, the HBT is a single heterojunction bipolar transistor, and the first band-gap and the third band-gap are the same or nearly the same.
- In some embodiments, the device comprises a voltage controlled oscillator that includes an HBT and at least one additional circuit element. The HBT includes the substrate, a semiconductor base layer, plurality of successive semiconductor layers positioned between the substrate and the semiconductor base layer, the first contact and the second contact.
- In some embodiments, the device comprises a voltage controlled oscillator that includes a varactor and at least one additional circuit element. The varactor includes the substrate, a semiconductor base layer, plurality of successive semiconductor layers positioned between the substrate and the semiconductor base layer, the first contact and the second contact.
- In some embodiments, at least one of the semiconductor substrate and a respective layer of the plurality of successive semiconductor layers, excluding the tuning layer, comprises gallium arsenide (GaAs).
- In some embodiments, the tuning layer comprises an indium gallium phosphide (InGaP) layer.
- In some embodiments, the non-uniform doping profile of the tuning layer comprises a graded doping profile that monotonically decreases from the surface of the tuning layer proximal to the semiconductor base layer to an opposing surface of the tuning layer distal to the semiconductor base layer.
- In some embodiments, the non-uniform doping profile is a staircase doping profile.
- In some embodiments, the non-uniform doping profile is a hyper-abrupt doping profile.
- In some embodiments, the plurality of semiconductor layers positioned between the substrate and the semiconductor base layer includes a transition layer between the tuning layer and the semiconductor base layer.
- In some embodiments, the transition layer is a layer of the same material as the semiconductor base layer, but with a different doping type than a doping type of the semiconductor base layer.
- In some embodiments, a semiconductor device comprises a substrate, a transistor structure positioned on the substrate, and a varactor structure positioned on the substrate physically separated from the transistor structure. The varactor and the transistor have distinct instances of a common set of layers.
-
FIG. 1 is a schematic cross-sectional view of a heterojunction bipolar transistor (HBT) in accordance with some embodiments. -
FIG. 2 is a schematic cross-sectional view of a heterojunction bipolar transistor (HBT) with an n-InGaP collector layer, the n-InGaP collector layer having a non-uniform doping profile in accordance with some embodiments. -
FIGS. 3A-3B are schematic diagrams with cross-sectional views of a semiconductor device having a tunable capacitance in accordance with some embodiments. -
FIGS. 3C-3D are schematic diagrams with cross-sectional views of a semiconductor device with a tuning layer in accordance with some embodiments. -
FIGS. 3E-3F are schematic diagrams with cross-sectional views of a semiconductor device with an n-InGaP tuning layer in accordance with some embodiments. -
FIGS. 4A-4B are schematic diagrams with cross-sectional views of a semiconductor device with a tuning layer, the tuning layer having various non-uniform doping profiles in accordance with some embodiments. -
FIG. 5 is a schematic diagram with a cross-sectional view of a semiconductor device with a corresponding graph illustrating a hyper-abrupt non-uniform doping profile in the tuning layer in accordance with some embodiments. -
FIG. 6 is a schematic diagram with a cross-sectional view of a semiconductor device with a corresponding graph illustrating a staircase non-uniform doping profile in the tuning layer in accordance with some embodiments. -
FIG. 7 is a schematic diagram with a cross-sectional view of a monolithic semiconductor device with an HBT and a varactor in accordance with some embodiments. -
FIG. 8 is a block diagram illustrating a voltage controlled oscillator circuit in accordance with some embodiments. - Like reference numerals refer to corresponding parts throughout the drawings.
-
FIG. 1 is a schematic cross-sectional view of a heterojunction bipolar transistor (HBT) 100 in accordance with some embodiments. Instances ofHBT 100 that are used as bipolar transistors exhibit low emitter-collector resistance, while instances ofHBT 100 that are used as a varactor (e.g., using the base and collector as terminals of the varactor) provide a wide-tuning range. In some implementations of the varactor, a non-uniform doping concentration in a tuning layer (e.g., tuning layer 108) provides a capacitance that varies inversely with the square of the applied voltage. The varactor with this voltage versus capacitance relationship, can then be used in a voltage-controlled oscillator, incorporating an instance ofHBT 100 used as a bipolar transistor and an instance of the varactor, having a linear voltage versus frequency relationship. - In some embodiments, HBT 100 is an npn HBT. Alternatively, HBT 100 is a pnp HBT. For convenience of explanation, embodiments will be described with reference to an npn HBT. It should be appreciated, however, that the following discussion is applicable to pnp HBTs as well.
- HBT 100 is fabricated on a
semiconductor substrate 102 comprising any material such as gallium arsenide (GaAs), indium phosphate (InP), silicon (Si), silicon germanium (SiGe), silicon carbide (SiC), gallium nitride (GaN), sapphire, quartz, or an alloy of such materials. For convenience, alloys of materials will be referred to by the name or chemical symbol of their parent compound. For example, any molar ratio of silicon and germanium (e.g., SixGe1-x, or alloys of SixGe1-x containing additional dopants) are herein referred to as silicon germanium, or by the chemical symbol SiGe. As another example, any molar ratio of indium, gallium and arsenide (e.g., InxGa1-xAs, or alloys of InxGa1-xAs containing additional dopants) are herein referred to as InGaAs. As another example, any molar ratio of indium, gallium and phosphate (e.g., InxGa1-xP, or alloys of InxGa1-P containing additional dopants) are herein referred to as InGaP. In some instances,semiconductor substrate 102 is a wafer of a semiconductor material. Alternatively,semiconductor substrate 102 is a portion of a wafer of a semiconductor material (e.g., a chip or die). In some embodiments,semiconductor substrate 102 is nearly intrinsic (e.g., is very lightly doped or not doped at all). Alternatively,semiconductor 102 is extrinsic (e.g., doped with p-type dopants or n-type dopants). -
HBT 100 contains asemiconductor base layer 104 comprising a first semiconductor material with a first band-gap, Eg1, electrically coupled tobase contacts 106A-B. In some implementations, as shown inFIG. 2 ,semiconductor base layer 104 is a p-type material such as p−doped GaAs with a thickness of 200-1000 Å and doping concentrations in the range of 1×1018cm−3 to 5×1019cm−3.HBT 100 also includes a plurality of successive semiconductor layers positioned betweensemiconductor substrate 102 andsemiconductor base layer 104. For example, the plurality of successive semiconductor layers includes atuning layer 108 comprising a second semiconductor material with a second band-gap, Eg2. In some instances,tuning layer 108 functions as the collector of the HBT. In some instances, the second semiconductor material is InGaP, as shown in the example inFIG. 2 . Alternatively, the second semiconductor material is GaAs. Because of its function as the collector ofHBT 100, it is desirable to keeptuning layer 108 thin in order to lower the transit time ofHBT 100. As explained in more detail below, tuninglayer 108 has a non-uniform doping profile with a doping concentration that varies in accordance with the distance from the surface of the tuning layer proximal to the semiconductor base layer. Aspects of the non-uniform doping layer, including its functionality, will be discussed with reference toFIGS. 3-6 . -
Semiconductor layer 110 is also included in the plurality of successive semiconductor layer. In some embodiments,semiconductor layer 110 is the sub-collector of the HBT. In some embodiments, an example of which is shown inFIG. 2 ,semiconductor layer 110 comprises the same material as semiconductor substrate 102 (e.g., GaAs) but with different doping profiles. For example, in some instances,semiconductor layer 110 is n+ doped with doping concentrates in excess of 4×1018cm−3.Semiconductor layer 110 is electrically coupled tocollector contacts 111A-B. - In some embodiments,
HBT 100 includes a transition layer. In some instances,transition layer 112 is a setback layer that provides band-gap smoothing and suppresses an electron blocking effect. In some instances, an example of which is shown inFIG. 2 ,transition layer 112 comprises a 200-600 Å thick sub-layer of GaAs ranging from undoped to n-doped with doping concentrations up to 5×1016cm−3. In some instances,transition layer 112 further comprises a 50-100 Å thick delta doping sub-layer comprising highly n-doped InGaP (e.g., doping ranging from 1×1018cm−3 to 3×1018cm−3). In some implementations,transition layer 112 includes a plurality of successive semiconductor sublayers. In some implementations, the plurality of successive semiconductor sublayers include ternary or quaternary semiconductor layers that function to smooth out conduction band discontinuity between the base and collector layers. -
HBT 100 also contains additional layers which comprise asemiconductor emitter 114. At least one of the layers inemitter 114, for example a layeradjacent base 104, comprises a third semiconductor material with a third band-gap, Eg3. In some instances, the third band-gap is also larger than the first band-gap, in whichcase HBT 100 is a double heterojunction bipolar transistor (DHBT).Emitter 114 also typically includes one or more semiconductor emitter contact layers positioned between the third semiconductor layer andemitter contact 116. The semiconductor emitter contact layers are electrically coupled toemitter contact 116, and a topmost layer of the semiconductor emitter contact layers is physically connected to emitter contact 116 as well. - Semiconductor layers such as those layers discussed above can be grown on
semiconductor substrate 102 using any suitable means. In some implementations, the semiconductor layers are grown using an epitaxial growth method, such as molecular beam epitaxy, atomic layer epitaxy, or metalorganic vapor phase epitaxy. When patterning is necessary, patterning is achieved using techniques such as optical lithography, electron beam lithography, wet etching, dry etching and lift-off techniques. Such techniques can be used alone or in combination to produce the desired patterning. - Contacts, such as
base contact 106A-B,collector contact 111A-B, andemitter contact 116 provide a conducting path between the device and external circuit elements. Contacts can be any suitable conducting material, for example metal or polysilicon, and in some implementations includes multiple layers of materials, as well known in the art. Metal contacts can be deposited using a variety of metal deposition techniques (such as RF or DC sputtering, electroplating, evaporation, pulsed laser deposition, etc) and patterned using the techniques described above. -
FIG. 2 is a schematic cross-sectional view of a particular example of a heterojunction bipolar transistor (HBT) described with reference toFIG. 1 . In addition,semiconductor emitter 114 comprises the exemplary structure of sub-layers described in TABLE 1. The “x” factor in TABLE 1, also called the Indium fractional component, refers to the “x” subscript in InxGa1-xAs and InxGa1-xP. More generally, the emitter is, or includes, an InGaP layer, a GaAs layer, and/or an InGaAs layer. -
TABLE 1 Material x Thickness(Å) Doping (cm−3) n InGaAs 0.6 300-700 0.5 to 1 × 1019 cm−3 n InGaAs 0-0.6 300-700 0.5 to 1 × 1019 cm−3 n GaAs 0 1000-1500 2 to 4 × 1018 cm−3 n InGaP 0.49 300-600 1 to 3 × 1017 cm−3 -
FIG. 3A is schematic cross-sectional view of avaractor 300 having a tunable capacitance in accordance with some embodiments. In some implementations,varactor 300 andHBT 100 are part of a MMIC. In such cases, it is desirable for fabrication reasons forvaractor 300 andHBT 100 to share distinct instances of a common set of layers. To achieve this, the base-collector junction diode of an instance ofHBT 100 is, in some implementations, used asvaractor 300. In some implementations,varactor 300 comprises a subset of the layers described with reference toHBT 100, which simplifies the process of fabricatingvaractor 300 andHBT 100 on the same chip. For example, thesemiconductor base layer 304 invaractor 300 is an instance of a base layer such asbase layer 104 described with reference toHBT 100. In some other implementations,varactor 300 andHBT 100 have identical layers, including the emitter structure previously described, and the MMIC is configured to use the base-collector junction diode as a tunable capacitance device invaractor 300. In such implementations, the emitter structure (not shown) of the varactor is unused (e.g., connected to the base contact, or the emitter contact is unconnected). - In some embodiments,
first contact 306 is electrically coupled tobase layer 104 andsecond contact 311 is electrically coupled tosemiconductor layer 110. As discussed with reference toFIG. 1 ,semiconductor base layer 104 andsemiconductor tuning layer 108 have opposite doping types (e.g.,semiconductor base layer 104 is p−doped andsemiconductor tuning layer 108 is n-doped). Thus, varactor 300 a pn-junction having a depletion region within the device. The depletion region has a “depletion width” that varies with material properties, including doping concentration, on either side of the junction. In embodiments implemented with a npn-type HBT 100,varactor 300 is operated in reverse bias by holdingsecond contact 311 at a higher voltage thanfirst contact 306. The depletion width ofvaractor 300, and hence the capacitance is varied according to the applied reverse bias as well as the doping concentration intuning layer 308. In order to increase the capacitance tuning range ofvaractor 300, the breakdown voltage oftuning layer 108 needs to be relatively high. The use of a larger band-gap material (as compared to GaAs), such as InGaP, as the second semiconductor material helps to mitigate the problem of breakdown voltage while maintaining an acceptably thin collector to provide the low transit time needed for HBT performance. -
FIG. 3B is a schematic cross-sectional view of avaractor 310.Varactor 310 shares analogous layers to those described with reference tovaractor 300.Varactor 310 also has an instance of atransition layer 312, similar totransition layer 112 described with reference toHBT 100. -
FIG. 3C is a schematic cross-sectional view of avaractor 320.Varactor 320 shares analogous layers to those described with reference tovaractor 300.Varactor 320 also has an instance of aGaAs sub-collector 322, similar tosemiconductor layer 110 described with reference toHBT 100. -
FIG. 3D is a schematic cross-sectional view of avaractor 330.Varactor 330 shares analogous layers to those described with reference tovaractor 300.Varactor 330 also has an instance of an n-dopedGaAs transition layer 312, similar totransition layer 112 described with reference toHBT 100. -
FIG. 3E is a schematic cross-sectional view of avaractor 340.Varactor 340 shares analogous layers to those described with reference tovaractor 300.Varactor 340 also has an instance of an n-dopedInGaP tuning layer 308, similar tosemiconductor layer 108 described with reference toHBT 100. -
FIG. 3F is a schematic cross-sectional view of avaractor 350.Varactor 350 shares analogous layers to those described with reference tovaractor 300.Varactor 350 also has an instance of a n-dopedGaAs transition layer 312, similar totransition layer 112, and an instance of a n-dopedInGaP tuning layer 308, similar totuning layer 108, both described above with reference toHBT 100. -
FIG. 4A is a schematic cross-sectional view of avaractor 460.Varactor 460 shares analogous layers described to those with reference tovaractor 300.Varactor 460 also has atuning layer 462 that is an n-doped InGaP collector with a hyper-abrupt doping profile. The hyper-abrupt doping profile is discussed in greater detail with reference toFIG. 5 . -
FIG. 4B is a schematic cross-sectional view of avaractor 470.Varactor 470 shares analogous layers described with reference tovaractor 300.Varactor 470 also has atuning layer 472 that is an n-doped InGaP collector with a staircase doping profile. The staircase doping profile is discussed in greater detail with reference toFIG. 6 . -
FIG. 5 illustrates a hyper-abrupt non-uniform doping profile intuning layer 462 ofvaractor 460. A schematic cross-sectional view ofvaractor 460 is shown as well as a simplified representation of aplot 500 of the doping profile within the device. In addition to the desire to maintain a thin collector (e.g., for optimal performance of HBT 100) with a high breakdown voltage (e.g., for capacitance tuning range of any of the varactors discussed above), it is, in some implementations, desirable fortuning layer 462 to have a non-uniform doping profile in order to control the (reverse biased) voltage versus capacitance characteristics ofvaractor 460. In some embodiments, the non-uniform profile is a hyper-abrupt profile given by, -
N=Bxm - where B and m are constants, and x is a measure of the distance from the surface of the tuning layer proximal to the semiconductor base layer. In some implementations (e.g., a reverse biased pn-junction with a hyper-abrupt doping profile),
varactor 460 has a capacitance as a function of reverse bias approximated by, -
- where C is the capacitance of
varactor 460, VR is the applied reverse bias voltage, e is the fundamental electron charge, εs is the permittivity of the second semiconductor material and Vbi is a built-in voltage of the pn-junction that is well-known in the art. Various capacitance versus reverse bias relationships can thus be realized by adjusting m. In some implementations,varactor 460 is a placed in parallel with an inductor with inductance L. The resonance frequency of the LC-circuit created usingvaractor 460 is then, -
- In some implementations, it is desirable to fabricate an LC-circuit with a resonance frequency that varies linearly as a function of VR. In the example above, this is realized with m=−3/2. In some embodiments, however, m takes on different values (e.g., between −0.5 and −1.9).
- In some embodiments, the non-uniform doping profile is non-uniform in other directions in addition to being non-uniform as a function of distance from the surface of the tuning layer proximal to the base layer. In some embodiments, the non-uniform doping distribution is considered hyper-abrupt if the difference between an ideal hyper-abrupt profile (e.g., given by the equation above) is less than a threshold everywhere within
tuning layer 462. In some embodiments, the non-uniform doping profile is considered hyper-abrupt if an average difference (e.g., a root mean square, or “RMS” difference) is less than a threshold. In some embodiments, RMS difference is given by the function, -
- where N1 is the ideal doping distribution, NR is the realized hyper-abrupt doping distribution, V is the volume of the tuning layer and r is a spatial vector.
-
FIG. 6 illustrates a staircase non-uniform doping profile intuning layer 472 ofvaractor 470. A schematic cross-sectional view ofvaractor 470 is shown as well as a simplified representation of aplot 600 of the doping profile within the device. In some embodiments, the staircase doping profile comprises a graded doping profile that monotonically decreases from the surface of the tuning layer proximal to the semiconductor base layer to an opposing surface of the tuning layer distal to the semiconductor base layer. In some implementations, each step of the staircase comprises a sub-layer of the tuning layer. In some embodiments, the staircase doping profile approximates a hyper-abrupt doping profile. In some embodiments, the staircase doping profile is a linearly graded doping profile. In some embodiments, the doping profile is considered a staircase profile if the difference between an ideal staircase doping profile and a realized doping profile is less than a threshold. Various manners in which an ideal doping profile and a realized doping profile can be compared are discussed above with reference to the hyper-abrupt doping profiles and apply to staircase doping profiles as well. In some embodiments, the doping profile is non-uniform in other directions in addition to being non-uniform as a function of distance from the surface of the tuning layer proximal to the base layer. -
FIG. 7 is a schematic diagram with a cross-sectional view of asemiconductor device 700 comprising an HBT 702 and avaractor 704 disposed on the same chip. HBT 702 can be any of the embodiments ofHBT 100 described above.Varactor 704 can be any of the embodiments of the varactors described above. In some embodiments, HBT 702 andvaractor 704 are physically separated from one another on the chip. In some embodiments, 702 andvaractor 704 are electrically isolated from one another on the chip, except through their respective contacts. Electrical isolation can be achieved by replacing or modifying the material between HBT 702 andvaractor 704 so that it is an electrically insulating material. This can be realized by, for example, a combination of patterned etching and subsequent oxide growth, or, alternatively or in addition, by inducing material damage via ion implantation. In some embodiments, HBT 702 andvaractor 704 are components in a MMIC. In some embodiments, HBT 702 andvaractor 704 are components in a VCO. -
FIG. 8 is a schematic diagram of aVCO 800 in accordance with some embodiments. Varactor Cvaractor and inductor L1 form aresonance circuit 802 with a tunable resonance frequency as described above. Inductor L4 DC-couples tuning voltage Vtuning to apply a reverse bias to varactor Cvaractor. Capacitor C1 AC-couplesresonant circuit 802 to the base of HBT THBT. Resistors R1 and R2 form a voltage divider with supply voltage Vcc to DC-bias the base of HBT THBT. Capacitor C2 and inductor L2 are coupled to the emitter of HBT THBT and form a microwave matching resonance circuit. Capacitor C3 AC-couples output Vout ofVCO 800 to external circuitry. Inductor L3 couples voltage Vcc to bias the collector of HBT THBT. Inductor L3 and capacitor C3 together form a bias Tee. - The foregoing description, for purpose of explanation, has been described with reference to specific embodiments. However, the illustrative discussions above are not intended to be exhaustive or to limit the claims to the precise forms disclosed. Many modifications and variations are possible in view of the above teachings. The embodiments were chosen and described in order to best explain the principles of operation and their practical applications, to thereby enable others skilled in the art to utilize various embodiments with various modifications as suited to the particular use contemplated.
Claims (24)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/665,876 US8716757B1 (en) | 2012-10-19 | 2012-10-31 | Monolithic HBT with wide-tuning range varactor |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201261716342P | 2012-10-19 | 2012-10-19 | |
US13/665,876 US8716757B1 (en) | 2012-10-19 | 2012-10-31 | Monolithic HBT with wide-tuning range varactor |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140110761A1 true US20140110761A1 (en) | 2014-04-24 |
US8716757B1 US8716757B1 (en) | 2014-05-06 |
Family
ID=50484569
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/665,876 Active US8716757B1 (en) | 2012-10-19 | 2012-10-31 | Monolithic HBT with wide-tuning range varactor |
Country Status (1)
Country | Link |
---|---|
US (1) | US8716757B1 (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105097960A (en) * | 2014-05-16 | 2015-11-25 | 特里奎恩特半导体公司 | Varactor diode with heterostructure |
US20180012979A1 (en) * | 2016-07-11 | 2018-01-11 | Murata Manufacturing Co., Ltd. | Heterojunction bipolar transistor |
US10032690B2 (en) | 2015-02-24 | 2018-07-24 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Semiconductor structure including a thermally conductive, electrically insulating layer |
US10109623B2 (en) | 2014-05-08 | 2018-10-23 | Qorvo Us, Inc. | Dual-series varactor EPI |
US10535784B2 (en) | 2014-05-08 | 2020-01-14 | Qorvo Us, Inc. | Dual stack varactor |
US10886266B1 (en) | 2019-07-15 | 2021-01-05 | Qualcomm Incorporated | Integration of vertical GaN varactor with HEMT |
US10896981B1 (en) | 2019-07-15 | 2021-01-19 | Qualcomm Incorporated | Integration of vertical GaN varactor with HEMT |
US11195940B2 (en) * | 2019-11-20 | 2021-12-07 | Yanshan University | High-voltage terahertz strained SiGe/InGaP heterojunction bipolar transistor and preparation method thereof |
US11251290B2 (en) * | 2016-12-19 | 2022-02-15 | Murata Manufacturing Co., Ltd. | Bipolar transistor and method for producing the same |
US11348834B2 (en) * | 2019-06-28 | 2022-05-31 | Stmicroelectronics (Crolles 2) Sas | Method for producing a diode |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11335815B1 (en) * | 2021-02-20 | 2022-05-17 | Global Communication Semiconductors, Llc | Method of making wide tuning range and super low capacitance varactor diodes |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1998009335A1 (en) | 1996-08-29 | 1998-03-05 | The Whitaker Corporation | Monolithic integrated circuit including bipolar transistors having nonuniformly doped collector base junction |
JP2004087532A (en) | 2002-08-22 | 2004-03-18 | Matsushita Electric Ind Co Ltd | Bipolar transistor, oscillation circuit, and voltage-controlled oscillator |
US7880161B2 (en) * | 2007-02-16 | 2011-02-01 | Mears Technologies, Inc. | Multiple-wavelength opto-electronic device including a superlattice |
TWI389344B (en) * | 2008-08-25 | 2013-03-11 | Epistar Corp | Opto-electrical device |
US20100213513A1 (en) | 2009-02-26 | 2010-08-26 | Skyworks Solutions, Inc. | Hyperabrupt Diode Structure And Method For Making Same |
US8669591B2 (en) * | 2011-12-27 | 2014-03-11 | Eta Semiconductor Inc. | E-mode HFET device |
-
2012
- 2012-10-31 US US13/665,876 patent/US8716757B1/en active Active
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10109623B2 (en) | 2014-05-08 | 2018-10-23 | Qorvo Us, Inc. | Dual-series varactor EPI |
US10833071B2 (en) | 2014-05-08 | 2020-11-10 | Qorvo Us, Inc. | Dual-series varactor EPI |
US10535784B2 (en) | 2014-05-08 | 2020-01-14 | Qorvo Us, Inc. | Dual stack varactor |
TWI654768B (en) | 2014-05-16 | 2019-03-21 | 美商三胞半導體公司 | Varactor diode with heterostructure |
CN105097960A (en) * | 2014-05-16 | 2015-11-25 | 特里奎恩特半导体公司 | Varactor diode with heterostructure |
US10263125B2 (en) * | 2014-05-16 | 2019-04-16 | Qorvo Us, Inc. | Varactor diode with heterostructure |
US10032690B2 (en) | 2015-02-24 | 2018-07-24 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Semiconductor structure including a thermally conductive, electrically insulating layer |
CN113764519A (en) * | 2016-07-11 | 2021-12-07 | 株式会社村田制作所 | Heterojunction bipolar transistor |
TWI659533B (en) * | 2016-07-11 | 2019-05-11 | 日商村田製作所股份有限公司 | Heterojunction bipolar transistor |
US10374071B2 (en) * | 2016-07-11 | 2019-08-06 | Murata Manufacturing Co., Ltd. | Heterojunction bipolar transistor |
CN107611175A (en) * | 2016-07-11 | 2018-01-19 | 株式会社村田制作所 | Heterojunction bipolar transistor |
US20180012979A1 (en) * | 2016-07-11 | 2018-01-11 | Murata Manufacturing Co., Ltd. | Heterojunction bipolar transistor |
US11251290B2 (en) * | 2016-12-19 | 2022-02-15 | Murata Manufacturing Co., Ltd. | Bipolar transistor and method for producing the same |
US11508835B2 (en) | 2016-12-19 | 2022-11-22 | Murata Manufacturing Co., Ltd. | Bipolar transistor and method for producing the same |
US11348834B2 (en) * | 2019-06-28 | 2022-05-31 | Stmicroelectronics (Crolles 2) Sas | Method for producing a diode |
US11984360B2 (en) | 2019-06-28 | 2024-05-14 | Stmicroelectronics (Crolles 2) Sas | Method for producing a diode |
WO2021011945A1 (en) * | 2019-07-15 | 2021-01-21 | Qualcomm Incorporated | Integration of vertical gan varactor with hemt |
US10896981B1 (en) | 2019-07-15 | 2021-01-19 | Qualcomm Incorporated | Integration of vertical GaN varactor with HEMT |
US10886266B1 (en) | 2019-07-15 | 2021-01-05 | Qualcomm Incorporated | Integration of vertical GaN varactor with HEMT |
US11195940B2 (en) * | 2019-11-20 | 2021-12-07 | Yanshan University | High-voltage terahertz strained SiGe/InGaP heterojunction bipolar transistor and preparation method thereof |
Also Published As
Publication number | Publication date |
---|---|
US8716757B1 (en) | 2014-05-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8716757B1 (en) | Monolithic HBT with wide-tuning range varactor | |
US9214512B2 (en) | Three-terminal variable capacitor | |
US9401436B2 (en) | Multiple control transcap variable capacitor | |
US7135375B2 (en) | Varactors for CMOS and BiCMOS technologies | |
US8803288B1 (en) | Analog transcap device | |
KR101013251B1 (en) | Mos varactor using isolation well | |
US8963289B2 (en) | Digital semiconductor variable capacitor | |
US20120281336A1 (en) | Semiconductor variable capacitor | |
US9019028B2 (en) | Integrated epitaxial structure for compound semiconductor devices | |
US5171697A (en) | Method of forming multiple layer collector structure for bipolar transistors | |
US6686640B2 (en) | Varactor having improved Q-factor and method of fabricating the same using SiGe heterojunction bipolar transistor | |
US20010048120A1 (en) | Heterojunction bipolar transistor composed of emitter layer which includes orderly structured layer and disorderly structured layer | |
US7573343B2 (en) | RTD-HBT differential oscillator topology | |
Choi et al. | Low DC-power Ku-band differential VCO based on an RTD/HBT MMIC technology | |
JP2000299386A (en) | Semiconductor circuit device and manufacturing method therefor | |
JPH09121025A (en) | Monolithic voltage variable capacitor and its preparation | |
US10622492B2 (en) | Variable capacitor flat-band voltage engineering | |
US10211347B2 (en) | Transcap device architecture with reduced control voltage and improved quality factor | |
JP5878739B2 (en) | Varactor diode and semiconductor integrated circuit | |
US20190363198A1 (en) | Gallium-nitride-based transcaps for millimeter wave applications | |
Yang et al. | An InGaP/GaAs DHBT with an Integrated Wide-Tuning-Range Varactor for Broad Band Monolithic VCO Products | |
EP3782196A1 (en) | Back silicided variable capacitor devices | |
Shi et al. | Comparative studies on (no) patterned ground shield (PGS) RF-CMOS transformers at different temperatures | |
JPH02292853A (en) | Compound semiconductor integrated circuit and its manufacture | |
Nanver et al. | RF/microwave device fabrication in silicon-on-glass technology |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBAL COMMUNICATION SEMICONDUCTORS, INC., CALIFOR Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YANG, YUEFEI;WANG, SHING-KUO;REEL/FRAME:029413/0770 Effective date: 20121031 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2551) Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2552); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Year of fee payment: 8 |