US20140103499A1 - Advanced handler wafer bonding and debonding - Google Patents
Advanced handler wafer bonding and debonding Download PDFInfo
- Publication number
- US20140103499A1 US20140103499A1 US13/649,573 US201213649573A US2014103499A1 US 20140103499 A1 US20140103499 A1 US 20140103499A1 US 201213649573 A US201213649573 A US 201213649573A US 2014103499 A1 US2014103499 A1 US 2014103499A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor wafer
- handler
- release layer
- transparent
- wafer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000010410 layer Substances 0.000 claims abstract description 117
- 239000004065 semiconductor Substances 0.000 claims abstract description 58
- 239000012790 adhesive layer Substances 0.000 claims abstract description 46
- 239000000853 adhesive Substances 0.000 claims description 25
- 230000001070 adhesive effect Effects 0.000 claims description 25
- 229910052710 silicon Inorganic materials 0.000 claims description 21
- 239000010703 silicon Substances 0.000 claims description 21
- 238000002679 ablation Methods 0.000 claims description 20
- 239000011521 glass Substances 0.000 claims description 20
- 239000000758 substrate Substances 0.000 claims description 16
- 238000007689 inspection Methods 0.000 claims description 14
- 230000005855 radiation Effects 0.000 claims description 9
- JHIVVAPYMSGYDF-UHFFFAOYSA-N cyclohexanone Chemical compound O=C1CCCCC1 JHIVVAPYMSGYDF-UHFFFAOYSA-N 0.000 claims description 8
- 239000005352 borofloat Substances 0.000 claims description 5
- 230000006378 damage Effects 0.000 claims description 2
- 238000012545 processing Methods 0.000 abstract description 27
- 238000000034 method Methods 0.000 abstract description 16
- 230000001678 irradiating effect Effects 0.000 abstract description 3
- 235000012431 wafers Nutrition 0.000 description 128
- 239000000463 material Substances 0.000 description 32
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 18
- 238000013459 approach Methods 0.000 description 13
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 6
- 230000007547 defect Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
- 230000003287 optical effect Effects 0.000 description 5
- 230000008439 repair process Effects 0.000 description 5
- 238000012360 testing method Methods 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 4
- 238000000608 laser ablation Methods 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 239000002904 solvent Substances 0.000 description 4
- 229910052757 nitrogen Inorganic materials 0.000 description 3
- 238000004806 packaging method and process Methods 0.000 description 3
- 238000004528 spin coating Methods 0.000 description 3
- 239000004642 Polyimide Substances 0.000 description 2
- 241000724291 Tobacco streak virus Species 0.000 description 2
- 230000002745 absorbent Effects 0.000 description 2
- 239000002250 absorbent Substances 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 238000001429 visible spectrum Methods 0.000 description 2
- 241001148599 Gorgonidium Species 0.000 description 1
- 238000010521 absorption reaction Methods 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 150000007513 acids Chemical class 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 239000002585 base Substances 0.000 description 1
- 239000011324 bead Substances 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000000354 decomposition reaction Methods 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 230000003467 diminishing effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005265 energy consumption Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000003384 imaging method Methods 0.000 description 1
- 230000000977 initiatory effect Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 238000005304 joining Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000005272 metallurgy Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 230000035939 shock Effects 0.000 description 1
- 238000005507 spraying Methods 0.000 description 1
- 229920001169 thermoplastic Polymers 0.000 description 1
- 239000004416 thermosoftening plastic Substances 0.000 description 1
- 239000002341 toxic gas Substances 0.000 description 1
- 238000001771 vacuum deposition Methods 0.000 description 1
- 238000007704 wet chemistry method Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
- H01L21/2003—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate
- H01L21/2007—Bonding of semiconductor wafers to insulating substrates or to semiconducting substrates using an intermediate insulating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68318—Auxiliary support including means facilitating the separation of a device or wafer from the auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/6834—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to protect an active side of a device or wafer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68381—Details of chemical or physical process used for separating the auxiliary support from a device or wafer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Abstract
Description
- This application is a Continuation of co-pending U.S. patent application Ser. No. 13/649,458, filed Oct. 11, 2012, the entire contents of which is incorporated herein by reference.
- The present disclosure relates to wafer debonding and, more specifically, to advanced methods for handler wafer debonding.
- Three-dimensional (3D) chip technologies include 3D integrated circuits (IC) and 3D packaging. 3D chip technologies are gaining widespread importance as they allow for greater integration of more complex circuitry with shorter circuit paths allowing for faster performance and reduced energy consumption. In 3D ICs, multiple thin silicon wafer layers are stacked and interconnected vertically to create a single integrated circuit of the entire stack. In 3D packaging, multiple discrete ICs are stacked, interconnected, and packaged together.
- Modern techniques for 3D chip technologies, including both 3D ICs and 3D packaging, may utilize through-silicon vias (TSV). A TSV is a vertical interconnect access (VIA) in which a connection passes entirely through a silicon wafer or die. By using TSVs, 3D ICs and 3D packaged ICs may be more tightly integrated as edge wiring and interposer layers are not required.
- Temporary wafer bonding/debonding is an important technology for implementing TSVs and 3D silicon structures in general. Bonding is the act of attaching a silicon device wafer, which is to become a layer in a 3D stack, to a substrate or handling wafer so that it can be processed, for example, with wiring, pads, and joining metallurgy, while allowing the wafer to be thinned, for example, to expose the TSV metal of blind vias etched from the top surface.
- Debonding is the act of removing the processed silicon device wafer from the substrate or handling wafer so that the processed silicon device wafer may be added to a 3D stack.
- Many existing approaches for temporary wafer bonding/debonding involve the use of an adhesive layer placed directly between the silicon device wafer and the handling wafer. When the processing of the silicon device wafer is complete, the silicon device wafer may be released from the handling wafer by various techniques such as by exposing the wafer pair to chemical solvents delivered by perforations in the handler, by mechanical peeling from an edge initiation point or by heating the adhesive so that it may loosen to the point where the silicon device wafer may be removed by sheering.
- 3M has developed an approach which relies on light-to-heat-conversion (LTHC) whereby bonding is performed using an adhesive layer and a LTHC layer. Debonding is then performed by using an infrared laser to heat up the LTHC layer and thereby loosening or “detackifying” the adhesive to the point where the silicon device wafer may be removed. However, the LTHC layer is dark colored and highly opaque making it difficult to inspect the underlying circuitry prior to removing the silicon device wafer from the handling wafer, which is generally transparent. Moreover, the LTHC approach employs a YAG laser operating at the infrared (IR) wavelength of 1064 nm, which while effective at generating heat in the LTHC layer and greatly diminishing the bonding strength of the adhesive, is not sufficient to fully and completely ablate the interface resulting in effectively zero adhesion.
- A method for processing a semiconductor wafer includes applying a release layer to a transparent handler. An adhesive layer, that is distinct from the release layer, is applied between a semiconductor wafer and the transparent handler having the release layer applied thereon. The semiconductor wafer is bonded to the transparent handler using the adhesive layer. The semiconductor wafer is processed while it is bonded to the transparent handler. The release layer is ablated by irradiating the release layer through the transparent handler with a laser. The semiconductor wafer is removed from the transparent handler.
- The release layer may be strongly absorbs a frequency of light radiated from the laser. Light may be radiated from the laser is ultraviolet light. The light radiated from the laser may have a wavelength of approximately 350 to 360 nm. The laser used for ablating the release layer may be a YAG laser or a XeF excimer laser. The adhesive layer may be applied to the semiconductor wafer. The release layer may be cured prior to bonding the semiconductor wafer to the transparent handler with the release layer applied thereto. The adhesive layer may be applied to the release layer. The release layer may be cured prior to applying the adhesive layer.
- The laser used for ablating the release layer may be a diode-pumped solid-state (DPSS) laser. The laser used for ablating the release layer may be an excimer laser. The laser used for ablating the release layer may be a relatively low power laser compared to an excimer laser. The relatively low power may be in the range from approximately 5 Watts to 30 Watts. Processing the semiconductor wafer while it is bonded to the transparent handler may include thinning the semiconductor wafer. Processing the semiconductor wafer while it is bonded to the transparent handler may include creating one or more through-silicon via (TSV).
- The method may additionally include inspecting the semiconductor wafer through the transparent hander and the release layer after the processing of the semiconductor wafer and prior to ablating the release layer. Repairs may be performed on the semiconductor wafer prior to ablating the release layer when the inspection reveals a correctable defect. The semiconductor wafer may be added to a 3D stack after removing the semiconductor wafer from the transparent handler.
- The release layer may be substantially transparent to visible light.
- A method for processing a semiconductor wafer includes applying a release layer strongly absorbent of ultraviolet light to a transparent handler and substantially transparent to visible light. An adhesive layer is applied between the release layer and a semiconductor wafer. The semiconductor wafer is bonded to the transparent handler using the adhesive layer. The semiconductor wafer is processed while it is bonded to the transparent handler. The release layer is ablated by irradiating the release layer through the transparent handler with ultraviolet light. The semiconductor wafer is removed from the transparent handler.
- The method may additionally include inspecting the semiconductor wafer through the transparent hander and the release layer after the processing of the semiconductor wafer and prior to ablating the release layer and performing repairs on the semiconductor wafer prior to ablating the release layer when the inspection reveals a correctable defect.
- A bonded semiconductor wafer includes a transparent handler. A device wafer is bonded to the transparent handler. A release layer, vulnerable to ablation by ultraviolet laser radiation and transparent to visible light, is provided directly on the transparent handler, between the transparent handler and the device wafer. An adhesive layer is interposed between the transparent handler and the device wafer.
- The transparent handler may include Borofloat glass. The transparent handler may be substantially transparent to ultraviolet and visible light. The transparent handler may be approximately 650 μm thick. The device wafer may include integrated circuit elements. The device wafer may include one or more through-silicon via (TSV). The device wafer may be a layer for a 3D integrated circuit or 3D package.
- The adhesive layer may be TOK A0206. The release layer may include an adhesive. The release layer may include HD3007. The release layer may include cyclohexanone. The release layer may be approximately 6 μm thick. The release layer may strongly absorbs a frequency of light radiated from an ablating laser. The frequency of light radiated from the ablating laser may be approximately 350 to 360 nm.
- The power of light radiated from the ablating laser may be approximately 5 to 30 Watts.
- The release layer may be vulnerable to ablation by ultraviolet laser radiation. The release layer may be vulnerable to ablation by ultraviolet laser radiation of a power within the range of approximately 5 to 30 Watts.
- The transparent handler, the adhesive layer, and the release layer may be configured to permit inspection of the device wafer therethrough.
- A bonded semiconductor structure includes a transparent substrate. A semiconductor wafer is bonded to the transparent substrate. A first adhesive layer is interposed between the transparent substrate and the semiconductor substrate. A second adhesive layer, vulnerable to destruction by ultraviolet laser radiation and transparent to visible light, is provided directly on the transparent substrate and between the semiconductor wafer and the transparent substrate.
- The second adhesive layer may include HD3007 or cyclohexanone.
- A more complete appreciation of the present disclosure and many of the attendant aspects thereof will be readily obtained as the same becomes better understood by reference to the following detailed description when considered in connection with the accompanying drawings, wherein:
-
FIG. 1 is a flow chart illustrating an approach for performing handler wafer bonding and debonding in accordance with exemplary embodiments of the present invention; -
FIG. 2 is a schematic diagram illustrating bonding and debonding of a device wafer to a handler in accordance with exemplary embodiments of the present invention; -
FIGS. 3A and 3B are schematic diagrams illustrating patterns of applying the laser light to a top surface of the handler in accordance with exemplary embodiments of the present invention; and -
FIG. 4 is a schematic diagram illustrating a scanning laser debonding system in accordance with exemplary embodiments of the present invention. - In describing exemplary embodiments of the present disclosure illustrated in the drawings, specific terminology is employed for sake of clarity. However, the present disclosure is not intended to be limited to the specific terminology so selected, and it is to be understood that each specific element includes all technical equivalents which operate in a similar manner.
- Exemplary embodiments of the present invention provide various approaches for the temporary bonding and debonding of a silicon device wafer to a handling wafer or other substrate that utilize an adhesive layer and a distinct release layer. The release layer may be transparent so that the underlying circuitry of the silicon device wafer may be optically inspected prior to debonding. Debonding may be performed by ablating the release layer using a laser. The laser used may be an ultraviolet (UV) laser, for example, a 355 nm laser. This wavelength is particularly attractive due to the availability of robust and relatively inexpensive diode-pumped solid-state (DPSS) lasers.
- Because the bonding of the silicon device wafer to the handling wafer includes the use of both an adhesive layer and a distinct release layer, the bonding process may be referred to herein as hybrid bonding. According to one approach for hybrid bonding, the release layer may be an ultraviolet (UV) ablation layer and it may be applied to the handling wafer, which may be a glass handler. The UV ablation layer may then be cured. The bonding adhesive that forms the adhesive layer may then be applied to either the glass handler or the silicon device wafer. The UV ablation layer may include a material that is highly absorbing at the wavelength of the laser used in debonding. The material may also be optically transparent in the visible spectrum to allow for inspection of the adhesive bonded interface. Both the UV ablation layer as well as the bonding adhesive are chemically and thermally stable so that they can fully withstand semiconductor processes including heated vacuum depositions including PECVD and metal sputtering, thermal bake steps as well as exposure to wet chemistries including solvents, acids and bases (at the edge bead regions of the bonded wafer interface).
- An exemplary glass preparation process may begin with the UV ablation material being applied e.g. by spin coating onto the glass handler. The glass handler with UV ablation material spin-coated thereon may then be soft-baked to remove any solvent. Spin coating parameters may depend on the viscosity of the UV ablation layer, but may fall in the range from approximately 500 rpm to approximately 3000 rpm. The soft-bake may fall in the range from approximately 80° C. to approximately 120° C. The temperature of the final cure may fall in the range from 200° C. to 400° C. Higher cure temperatures may be more effective at ensuring thermal stability of the UV ablation layer during standard CMOS BEOL processing which may take place between 350° C. and 400° C. For strongly UV-absorbing or UV-sensitive materials, very thin final layers on the order of approximately 1000 Å to approximately 2000 Å thick may be sufficient to act as release layers. One such material is Shin Etsu ODL 38 which may be spin applied to glass and cured in a nitrogen environment at 350° C. for approximately 1 hour to produce a film on the order of 1000 Å thick. Such a film may be optically transparent throughout the visible spectrum, but strongly sensitive to decomposition in the UV wavelength range below ˜360 nm, and may be fully and cleanly ablated using common UV laser sources such as an excimer laser operating at 308 nm (e.g. XeCl) or 351 nm (e.g. XeF) or a diode-pumped tripled YAG laser operating at 355 nm.
- According to exemplary embodiments of the present invention, the bonding adhesive may be any temporary or permanent adhesive desired. The bonding adhesive may be applied to either the glass (e.g., after the UV ablation layer is added) or to the device wafer. Because the UV ablation layer controls the glass release, the adhesive may be chosen irrespective of its UV absorption characteristics. This vastly increases the possible choices. For relatively low-temperature wafer applications (e.g. up to ˜250° C.) a wide variety of materials exist (e.g. TOK TZNR-0136) which can be bonded at low pressures and temperatures (<1 atmosphere, approximately 200° C.). A typical bonding cycle for such a material takes place in a bonding tool where the glass and Si wafers are held in alignment but separated by a small gap to allow a vacuum to be created between the wafer and the handler before the two are brought into contact. The wafers are heated to the desired bonding temperature while they are pressed together. Bonding cycles are typically on the order of 3 to 5 minutes. For higher temperature applications (e.g. approximately 300° C. to approximately 350° C.) the adhesive choices are fewer, and include BCB and polyimide-based materials such as HD Microsystems HD3007. These are generally much less viscous once cured, and may be bonded at higher pressures and temperatures (>1 atmosphere, approximately 300° C. to approximately 350° C.). The adhesive chosen may be spin applied at approximately 500 to approximately 3000 rpm, soft-baked at between approximately 80° C. and approximately 120° C. and then cured at between approximately 300° C. and approximately 350° C. for up to an hour in nitrogen. Bonding cycles may be on the order of approximately 20 to approximately 40 minutes for these materials.
- Laser debonding to release the glass handler at the ablation later interface may be performed using any one of a number of UV laser sources including excimer lasers operating at 308 nm (e.g. XeCl) or 351 nm (e.g. XeF) as well as diode-pumped (tripled) YAG laser operating at 355 nm or diode-pumped (quadrupled) YAG laser operating at 266 nm. Excimer lasers may be more expensive, may require more maintenance/support systems (e.g. toxic gas containment) and may have generally have very large output powers at low repetition rates (e.g. hundreds of Watts output at several hundred Hz repetition). UV ablation thresholds in the materials specified here may require 100-150 milliJoules per square cm (mJ/sq·cm) to effect release. Due to their large output powers, excimer lasers can supply this energy in a relatively large area beam having dimensions on the order of tens of mm2 area (e.g. 0.5 mm×50 mm line beam shape). Due to their large output power and relatively low repetition rate, a laser debonding tool which employs an excimer laser may consist of a movable x-y stage with a fixed beam. Stage movement may be on the order of 10 to 50 mm per second. The wafer pair to be debonded may be placed on the stage, and scanned back and forth until the entire surface had been irradiated.
- An alternative laser debonding system may be created using a less expensive, more robust and lower power solid-state pumped tripled YAG laser at 355 nm by rapidly scanning a small spot beam across the wafer surface. The 355 nm wavelength laser may compare favorably to the quadrupled YAG laser at 266 nm for two reasons: 1) Output powers at 355 nm are typically 2 to 3 times larger than at 266 nm for the same sized diode laser pump power, and 2) many common handler wafer glasses (e.g. Schott Borofloat 33) are ˜90% or more transmissive at 355 nm but only ˜15% transmissive at 266 nm. Since 80% of the power is absorbed in the glass at 266 nm, starting laser powers may be ˜6× higher to achieve the same ablation fluence at the release interface, and there is risk of thermal shock in the glass handler itself.
- An exemplary 355 nm scanning laser debonding system may include the following: 1) a Q-switched tripled YAG laser with an output power of 5 to 10 Watts at 355 nm, with a repetition rate between 50 and 100 kHz, and pulsewidth of between 10 and 20 ns. The output beam of this laser may be expanded and directed into a commercial 2-axis scanner, comprising mirrors mounted to x and y galvanometer scan motors. The scanner may be mounted a fixed distance above a fixed wafer stage, where the distance would range from 20 cm to 100 cm depending on the working area of the wafer to be released. A distance of 50 to 100 cm may effectively achieve a moving spot speed on the order of 10 meters/second. An F-theta lens may be mounted at the downward facing output of the scanner, and the beam may be focused to spot size on the order of 100 to 500 microns. For a 6 watt output power laser at 355 nm, at 50 kHz repetition and 12 ns pulsewidth, a scanner to wafer distance of 80 cm operating at a raster speed of 10 m/s, the optimal spot size may be on the order of 200 microns, and the required ˜100 mJ/sq·cm ablation fluence may be delivered to the entire wafer surface twice in ˜30 seconds (for example, using overlapping rows). The use of overlapping rows where the overlap step distance equals half the spot diameter (e.g., 100 microns) may ensure that no part of the wafer is missed due to gaps between scanned rows, and that all parts of the interface see the same total fluence.
-
FIG. 1 is a flow chart illustrating an approach for performing handler wafer bonding and debonding in accordance with exemplary embodiments of the present invention. First the release layer and the adhesive layer may be applied. According to one exemplary approach, the release layer may be applied to the handler (Step S11) while the adhesive layer may be applied to the device wafer (Step S12). However, according to other exemplary approaches, the release layer may be applied to the handler and then the adhesive layer may be applied to the release layer. - The release layer is always interposed between the glass and the adhesive. Thereafter, the device wafer may be bonded to the handler (Step S13) such that the release layer and the adhesive layer are provided between the device wafer and the handler. The bonding may include a physical bringing together of the device wafer and the handler under controlled heat and pressure in a vacuum environment such as offered in any one of a number of commercial bonding tools.
- After the device wafer has been successfully bonded to the handler, desired processing may be performed (Step S14). Processing may include such process steps as patterning, etching, thinning, etc. until the device wafer has achieved its desired state. Thereafter, the circuitry of the device wafer may be inspected (Step S15). Inspection of the device circuitry may be performed to ensure that the device wafer has been properly processed. Inspection may be optically performed, for example, using a high quality microscope or other imaging modality. Optical inspection may be performed though the handler, which, as described above, may be transparent. Optical inspection of the device circuitry may also be performed through the release and adhesive layers as each of these layers may be transparent as well.
- Optical inspection may be performed after all processing has been completed and/or at any stage during the processing of the wafer. According to some exemplary embodiments of the present invention, optical inspection may be performed after one or more critical processing steps that are likely to create defects. In the event that optical inspection results in a determination that a defect is present in the device wafer, the device wafer may be rejected on the spot and subsequent processing may be canceled. Because the device wafer may be optically inspected through the handler, removal of the device wafer from the handler is not required to perform testing and accordingly, defects may be detected at an earlier stage in processing than would otherwise be possible. Additionally, waiting until the entire 3D stack has been assembled before performing testing may result in the rejection of the entire 3D stack thereby substantially reducing yield and adding substantially to the cost of manufacture. Moreover, seeing the bonded interface through the glass may be useful in that it may be verified that processing has not generated small voids in the bonding adhesive itself, which can lead to yield loss during thinning and vacuum processing. Because defects such as these may be known to exist at early stages of processing, subsequent processing steps performed on the wafer defective may be avoided.
- This opportunity for optically inspecting the device wafer may not be present in prior art approaches such as the 3M light-to-heat-conversion (LTHC) approach discussed above, where the LTHC layer is necessarily opaque in order to be able to generate heat from the infrared laser light exposure.
- After inspection and any necessary repair has been performed to the device wafer, a laser ablation process may be performed to sever the device wafer from the handler (Step S16). Laser ablation may be performed by exposing the release layer to UV laser light through the transparent handler. Upon exposure to the UV laser light, the release layer may burn, break down or otherwise decompose. This stands in contrast to the 3M LTHC approach discussed above, where the LTHC layer generates heat as a result of being exposed to the infrared laser light and the heat in turn softens the adhesive layer to the point where the device wafer may be peeled from the handler. Thus, the release layer according to exemplary embodiments of the present invention comprises a material that is broken down under the exposure of the UV laser light. As the adhesive layer may remain hard during this process, the device wafer, along with the adhesive layer, may be easily removed from the handler. Where desired, the remainder of the adhesive layer may be removed from the device wafer using various processing techniques.
- Because the release layer burns away during the debonding, the debonding may be substantially cleaner than conventional techniques such as the 3M LTHC approach discussed above.
- After the laser ablation has resulted in the severing of the device wafer from the handler, the device wafer may be easily removed from the handler, for example, by simply pulling the handler away, and the device wafer may be cleaned to remove the adhesive (Step S17).
-
FIG. 2 is a schematic diagram illustrating bonding and debonding of a device wafer to a handler in accordance with exemplary embodiments of the present invention. Thedevice wafer 21 may be a silicon wafer that is to be processed, for example, to be added to a 3D stack such as a layer in a 3D IC or an IC to be included in a 3D package. Thedevice wafer 21 may be processed prior to bonding, however, prior to bonding thedevice wafer 21 may be a full-thickness wafer. Thedevice wafer 21 may be bonded to the handler to provide structural support thereto during subsequent processing which may include a thinning of thedevice wafer 21 to the point where it may no longer poses the structural integrity necessary to withstand certain processing steps that may have to be performed. The device wafer need not comprise silicon and may instead comprise an alternative semiconductor material. Thedevice wafer 21 may originate as a full-thickness wafer and may subsequently be thinned down to a size of between approximately 200 um and 20 um. - The
handler 22 may be a transparent substrate and may comprise, for example, Borofloat glass. The handler may be sufficiently thick to provide structural integrity to thedevice wafer 21 bonded thereto. For example, the handler may be approximately 650 μm thick. - As described above, the
adhesive layer 23 and therelease layer 24 may be provided between thedevice wafer 21 and thehandler 22. According to one exemplary embodiment of the present invention, therelease layer 24 is disposed directly upon thehandler 22. Therelease layer 24 may comprise a material that is highly specialized to absorb strongly near the UV wavelength of laser light used during laser ablation. As exemplary embodiments of the present invention may employ a UV laser, for example, at or near the wavelength 355 nm, therelease layer 24 may comprise a material highly absorbent of UV light, and in particular, light having a 355 nm wavelength. Therelease layer 24 may itself comprise an adhesive, but at least for reasons discussed below, therelease layer 24 may be an entirely distinct layer from theadhesive layer 23. - The
release layer 24 may comprise, for example, HD3007, which is a polyimide-based adhesive which may be spin applied and cured at 350° C. The release layer may be approximately 6 μm thick. The thermoplastic nature of HD3007 and similar materials may permit therelease layer 24 material to be applied in a liquid state and to flow to fill the surface of thehandler 22 during application of therelease layer 24. This material may be strong enough to withstand commonly used processing techniques that may subsequently be performed on thedevice wafer 21 while bonded to thehandler 22 without therelease layer 24 prematurely breaking down. Such processes may include wafer grinding, application of heat in excess of 260° C., PECVD, CMP, metal sputtering at 200° C., seed metal wet etch, resist strip, and polymer curing at 320° C. - Additionally, while HD3007 may stand up to processing steps such as those described above, it may also strongly absorb UV light and may be easily ablated by radiation from a 308 nm excimer laser.
- An example of a more advantageous UV release layer which is not itself an adhesive, but rather an optically planarizing material used as an underlayer in photolithography, is Shin Etsu ODL-38. Very thin layers of this material on the order of 1000 Å may be spin applied to glass handlers and cured at 350° C. in nitrogen. This material absorbs very strongly at UV wavelengths below ˜360 nm and decomposes rapidly, and thus is an excellent release layer for use at the 355 nm laser wavelength.
- Regardless of the material used, the
release layer 24 may comprise a material that can be laser ablated at the UV wavelength of choice. Therelease layer 24 may be generated, for example, by spin coating or spraying the release layer material, for example, onto the handler, and then curing the material using heat (e.g. 350° C.) and/or UV light. Curing of the release layer material may either be performed prior to bonding of thehandler 22 to thedevice wafer 21 or at the same time. - The
adhesive layer 23 may be created by applying an adhesive material to either thedevice wafer 21 or to therelease layer 24. Theadhesive layer 23 may comprise a distinct material from that which is used as therelease layer 24, and in particular, theadhesive layer 23 may be an adhesive that does not strongly absorb the light of the wavelength that is used to ablate therelease layer 24. While any number of suitable adhesives may be used for this layer, one example of a suitable adhesive is TOK A0206. The adhesive layer may be created, for example, by applying the adhesive material to thedevice wafer 21. Theadhesive layer 23 may be cured using heat (e.g. 220° C.). - According to one exemplary embodiment of the present invention, the
release layer 24 may be cured prior to performing bonding. In this way, potential adverse interaction between therelease layer 24 material and theadhesive layer 23 material may be minimized. Bonding may be performed in a bonder, for example, a Suss bonder using approximately 500 mbar of applied force in a temperature of 220° C. (the curing temperature of theadhesive layer 23 material). In bonding, thedevice wafer 21 may be bonded, by theadhesive layer 23, to thehandler 22 having therelease layer 24 attached thereto. - Thereafter, processing, testing, and repair may be performed, for example, as described in detail above. Testing and inspection may be facilitated by the use of a transparent handler such as one made of Borofloat glass.
- When the processing, testing and repair is complete, and it is time to debond the
device wafer 21 from thehandler 22, alaser 25 may be used to irradiate therelease layer 24. As discussed above, the laser may be a 308 nm excimer laser or a 355 nm DPSS laser, for example, one created by frequency tripling a diode-laser at 1064 nm. According to one exemplary embodiment of the present invention thelaser 25 may be a HIPPO 355QW laser with a wavelength of 355 nm, a power of 5 W at 50 kHz, a repetition rate of 15-300 kHz, and a pulse width of less than 12 ns at 50 kHz. However, other UV lasers may be used such as a HIPPO 266QW having a 266 nm wavelength. - The
release layer 24 may be irradiated though thehandler 22, which may be transparent, at least to the wavelength of thelaser 25 used. Thelaser 25 may produce a spot beam that is scanned across the surface of thehandler 22, for example, in a raster pattern, or thelaser 25 may produce a fan beam that is swept once or multiple times across thehandler 22. Directing of the light radiated from thelaser 25 may be handled by the use of a scanner andlens 26, which may be, for example, an F-Theta scan lens having an 810 mm fl.FIG. 3 is a schematic diagram illustrating pattern of applying the laser light to atop surface 31 of thehandler 22 in accordance with exemplary embodiments of the present invention. As seen inFIG. 3A , the laser light may be directed across thetop surface 31 of thehandler 22 as a spot beam drawn tolines 32 which move along an x-axis direction of thetop surface 31 of thehandler 22 with eachsuccessive line 32 being drawn lower in the y-axis direction. Alternatively, as seen inFIG. 3B , the laser light may be directed in a serpentine pattern 33. - As the UV wavelength of the
laser 25 used may contain relatively high energy, the light may efficiently ablate therelease layer 24. Once ablated, thedevice wafer 21 may be freely removed from thehandler layer 22. Thereafter, a solvent or cleaning chemical may be used to remove any remaining elements of theadhesive layer 23 and/orrelease layer 24 that may remain on thedevice wafer 21. The debonded and cleaneddevice wafer 21 may then be further processed, diced and applied to a 3D stack and/or joined to a package or another 3D element. -
FIG. 4 is a schematic diagram illustrating an apparatus for performing laser debonding in accordance with exemplary embodiments of the present invention. According to some exemplary embodiments of the present invention, such as is shown here inFIG. 4 , the bonded handler anddevice wafer 41 may remain stationary, for example, on a stage. According to other exemplary embodiments, the stage may be movable. Thelaser 42 may provide a beam that may then be sent into abeam expander 45 to provide the desired beam size. The beam may then enter ascanner 46 where the beam can be directed along the x and y axes. One ormore control units 43 may affect control of thelaser 42,beam expander 45 and thescanner 46. Where the stage upon which the bonded handler andwafer 41 are held is movable, thecontroller 43 may control the movement of the stage as well. In such a case thescanner 46 may be omitted. Acomputer system 44 may be preprogrammed with the manner of control and these instructions may be executed though the one ormore control units 43. Ascan lens 47 may adjust the beam so as to strike the bonded handler anddevice wafer 41 with the desired spot characteristics. - Exemplary embodiments described herein are illustrative, and many variations can be introduced without departing from the spirit of the disclosure or from the scope of the appended claims. For example, elements and/or features of different exemplary embodiments may be combined with each other and/or substituted for each other within the scope of this disclosure and appended claims.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/649,573 US20140103499A1 (en) | 2012-10-11 | 2012-10-11 | Advanced handler wafer bonding and debonding |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/649,458 US9029238B2 (en) | 2012-10-11 | 2012-10-11 | Advanced handler wafer bonding and debonding |
US13/649,573 US20140103499A1 (en) | 2012-10-11 | 2012-10-11 | Advanced handler wafer bonding and debonding |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/649,458 Continuation US9029238B2 (en) | 2012-10-11 | 2012-10-11 | Advanced handler wafer bonding and debonding |
Publications (1)
Publication Number | Publication Date |
---|---|
US20140103499A1 true US20140103499A1 (en) | 2014-04-17 |
Family
ID=50474644
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/649,573 Abandoned US20140103499A1 (en) | 2012-10-11 | 2012-10-11 | Advanced handler wafer bonding and debonding |
US13/649,458 Active 2033-05-09 US9029238B2 (en) | 2012-10-11 | 2012-10-11 | Advanced handler wafer bonding and debonding |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/649,458 Active 2033-05-09 US9029238B2 (en) | 2012-10-11 | 2012-10-11 | Advanced handler wafer bonding and debonding |
Country Status (6)
Country | Link |
---|---|
US (2) | US20140103499A1 (en) |
JP (1) | JP2016500918A (en) |
KR (1) | KR101955067B1 (en) |
CN (1) | CN104718605B (en) |
GB (1) | GB2520905A (en) |
WO (1) | WO2014058601A1 (en) |
Cited By (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150064850A1 (en) * | 2013-09-04 | 2015-03-05 | Siliconware Precision Industries Co., Ltd. | Method for fabricating semiconductor structure |
US9324601B1 (en) * | 2014-11-07 | 2016-04-26 | International Business Machines Corporation | Low temperature adhesive resins for wafer bonding |
US9524883B2 (en) | 2014-05-13 | 2016-12-20 | Invensas Corporation | Holding of interposers and other microelectronic workpieces in position during assembly and other processing |
US9685595B1 (en) * | 2015-11-30 | 2017-06-20 | Shunsin Technology (Zhong Shan) Limited | Light-emitting diode chip packages and methods for manufacture thereof |
US9875918B2 (en) | 2014-09-29 | 2018-01-23 | Samsung Electronics Co., Ltd. | Initiator and method for debonding wafer supporting system |
CN108335994A (en) * | 2017-12-28 | 2018-07-27 | 大族激光科技产业集团股份有限公司 | Wafer connection structure, chip connection method, chip stripping means and device |
US10224229B2 (en) | 2014-11-07 | 2019-03-05 | International Business Machines Corporation | Double layer release temporary bond and debond processes and systems |
US10345373B2 (en) * | 2017-09-29 | 2019-07-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for inspecting semiconductor device structure |
US10490525B1 (en) * | 2018-05-10 | 2019-11-26 | International Business Machines Corporation | High speed handling of ultra-small chips by selective laser bonding and debonding |
IT201900006740A1 (en) * | 2019-05-10 | 2020-11-10 | Applied Materials Inc | SUBSTRATE STRUCTURING PROCEDURES |
US10886232B2 (en) | 2019-05-10 | 2021-01-05 | Applied Materials, Inc. | Package structure and fabrication methods |
US10923417B2 (en) | 2017-04-26 | 2021-02-16 | Taiwan Semiconductor Manufacturing Company Limited | Integrated fan-out package with 3D magnetic core inductor |
US10937726B1 (en) | 2019-11-27 | 2021-03-02 | Applied Materials, Inc. | Package structure with embedded core |
DE112016004442B4 (en) * | 2015-12-30 | 2021-03-25 | International Business Machines Corporation | Process for bonding and debonding of handling devices for semiconductor dies and bonded semiconductor packages |
US11121005B2 (en) | 2015-12-30 | 2021-09-14 | International Business Machines Corporation | Handler bonding and debonding for semiconductor dies |
US11232951B1 (en) | 2020-07-14 | 2022-01-25 | Applied Materials, Inc. | Method and apparatus for laser drilling blind vias |
US11257790B2 (en) | 2020-03-10 | 2022-02-22 | Applied Materials, Inc. | High connectivity device stacking |
US11342256B2 (en) | 2019-01-24 | 2022-05-24 | Applied Materials, Inc. | Method of fine redistribution interconnect formation for advanced packaging applications |
US11400545B2 (en) | 2020-05-11 | 2022-08-02 | Applied Materials, Inc. | Laser ablation for package fabrication |
US11404318B2 (en) | 2020-11-20 | 2022-08-02 | Applied Materials, Inc. | Methods of forming through-silicon vias in substrates for advanced packaging |
EP3914663A4 (en) * | 2019-01-22 | 2022-09-14 | Brewer Science Inc. | Laser-releasable bonding materials for 3-d ic applications |
US11454884B2 (en) | 2020-04-15 | 2022-09-27 | Applied Materials, Inc. | Fluoropolymer stamp fabrication method |
US11521937B2 (en) | 2020-11-16 | 2022-12-06 | Applied Materials, Inc. | Package structures with built-in EMI shielding |
US11676832B2 (en) | 2020-07-24 | 2023-06-13 | Applied Materials, Inc. | Laser ablation system for package fabrication |
US11705365B2 (en) | 2021-05-18 | 2023-07-18 | Applied Materials, Inc. | Methods of micro-via formation for advanced packaging |
US11931855B2 (en) | 2019-06-17 | 2024-03-19 | Applied Materials, Inc. | Planarization methods for packaging substrates |
Families Citing this family (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102404034B1 (en) * | 2014-07-22 | 2022-05-31 | 브레우어 사이언스, 인코포레이션 | Polyimides as laser release materials for 3-d ic applications |
US9111983B1 (en) * | 2014-07-31 | 2015-08-18 | Freescale Semiconductor, Inc. | Methods for removing adhesive layers from semiconductor wafers |
US20160133497A1 (en) * | 2014-11-07 | 2016-05-12 | International Business Machines Corporation | Multi-layer laser debonding structure with tunable absorption |
US9850406B2 (en) | 2014-11-07 | 2017-12-26 | International Business Machines Corporation | Adhesive resins for wafer bonding |
EP3245263A1 (en) * | 2015-01-14 | 2017-11-22 | EV Group E. Thallner GmbH | Method and device for detaching a substrate from a substrate stack |
US9418895B1 (en) | 2015-03-14 | 2016-08-16 | International Business Machines Corporation | Dies for RFID devices and sensor applications |
TW201707959A (en) * | 2015-08-21 | 2017-03-01 | Jsr Corp | Method for processing substrate, composition for temporary fixing, and semiconductor device |
JP2017050322A (en) * | 2015-08-31 | 2017-03-09 | Jsr株式会社 | Substrate processing method, semiconductor device and manufacturing method thereof |
JP6524972B2 (en) | 2015-09-28 | 2019-06-05 | Jsr株式会社 | Method of treating object, composition for temporary fixation, semiconductor device and method of manufacturing the same |
DE102015118742A1 (en) | 2015-11-02 | 2017-05-04 | Ev Group E. Thallner Gmbh | Method for bonding and releasing substrates |
JP6610510B2 (en) * | 2015-11-26 | 2019-11-27 | 信越化学工業株式会社 | Wafer stack and manufacturing method thereof |
DE102016001602A1 (en) * | 2016-02-11 | 2017-08-17 | Mühlbauer Gmbh & Co. Kg | Apparatus and method for releasing electronic components provided on a substrate by means of a radiation source |
CN105977194A (en) * | 2016-06-30 | 2016-09-28 | 华进半导体封装先导技术研发中心有限公司 | Nanosecond solid-state laser modulation system and bonded wafer separating method |
US9670061B1 (en) | 2016-09-12 | 2017-06-06 | International Business Machines Corporation | Flexible electronics for wearable healthcare sensors |
US9822002B1 (en) | 2016-09-12 | 2017-11-21 | International Business Machines Corporation | Flexible electronics for wearable healthcare sensors |
CN106409732B (en) * | 2016-11-25 | 2019-09-20 | 华进半导体封装先导技术研发中心有限公司 | A method of realizing that wafer is separated with glass using UV |
CN108122732B (en) * | 2016-11-29 | 2020-08-25 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device, manufacturing method thereof and electronic device |
JP6980999B2 (en) * | 2016-12-01 | 2021-12-15 | Jsr株式会社 | Object processing method and semiconductor device manufacturing method |
US10217637B1 (en) | 2017-09-20 | 2019-02-26 | International Business Machines Corporation | Chip handling and electronic component integration |
CN108400088B (en) * | 2018-03-05 | 2021-07-20 | 大族激光科技产业集团股份有限公司 | Method for bonding and peeling wafer |
JP2021127351A (en) * | 2018-05-16 | 2021-09-02 | Jsr株式会社 | Cleaning agent, method of producing cleaning agent, and method of treating object |
TWI826589B (en) | 2018-11-14 | 2023-12-21 | 日商電化股份有限公司 | Temporary fixing composition, temporary fixing adhesive, hardened body, adhesive sheet, adhesive body, and method for manufacturing thin wafer |
US10903153B2 (en) | 2018-11-18 | 2021-01-26 | International Business Machines Corporation | Thinned die stack |
US11195740B2 (en) | 2019-04-17 | 2021-12-07 | Micron Technology, Inc. | Methods and apparatus for wafer handling and processing |
JP7285151B2 (en) * | 2019-07-05 | 2023-06-01 | 東京エレクトロン株式会社 | Support peeling method and support peeling system |
EP4148096A4 (en) * | 2020-05-21 | 2023-11-01 | Denka Company Limited | Composition |
US11710669B2 (en) | 2020-05-25 | 2023-07-25 | International Business Machines Corporation | Precision thin electronics handling integration |
GB202010407D0 (en) | 2020-07-07 | 2020-08-19 | Univ Court Univ Of Glasgow | Micromachined mechcahnical part and methods of fabrication thereof |
US20220306177A1 (en) * | 2021-03-24 | 2022-09-29 | PulseForge Inc. | Method for attaching and detaching substrates during integrated circuit manufacturing |
JP2023049529A (en) * | 2021-09-29 | 2023-04-10 | 日東電工株式会社 | Pressure sensitive adhesive sheet for temporarily fixing electronic component and electronic component processing method |
JP2023049530A (en) * | 2021-09-29 | 2023-04-10 | 日東電工株式会社 | Pressure sensitive adhesive sheet for temporarily fixing electronic component and electronic component processing method |
WO2023074324A1 (en) * | 2021-10-29 | 2023-05-04 | 日産化学株式会社 | Laminate, release agent composition, and method for manufacturing processed semiconductor substrate |
US11908723B2 (en) | 2021-12-03 | 2024-02-20 | International Business Machines Corporation | Silicon handler with laser-release layers |
WO2023243487A1 (en) * | 2022-06-13 | 2023-12-21 | 日東電工株式会社 | Adhesive sheet for provisional fixation of electronic component |
EP4350750A1 (en) * | 2022-10-04 | 2024-04-10 | Imec VZW | A process for wafer bonding |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120329249A1 (en) * | 2011-06-22 | 2012-12-27 | Ahn Jung-Seok | Methods of processing substrates |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5258236A (en) * | 1991-05-03 | 1993-11-02 | Ibm Corporation | Multi-layer thin film structure and parallel processing method for fabricating same |
JP4565804B2 (en) * | 2002-06-03 | 2010-10-20 | スリーエム イノベイティブ プロパティズ カンパニー | Laminate including ground substrate, method for producing the same, method for producing ultrathin substrate using laminate, and apparatus therefor |
JP5110772B2 (en) * | 2004-02-03 | 2012-12-26 | 株式会社半導体エネルギー研究所 | Manufacturing method of substrate having semiconductor thin film layer |
US8101498B2 (en) | 2005-04-21 | 2012-01-24 | Pinnington Thomas Henry | Bonded intermediate substrate and method of making same |
US8900970B2 (en) * | 2006-04-28 | 2014-12-02 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing a semiconductor device using a flexible substrate |
US20080003780A1 (en) | 2006-06-30 | 2008-01-03 | Haixiao Sun | Detachable stiffener for ultra-thin die |
US7825007B2 (en) | 2007-05-11 | 2010-11-02 | Semiconductor Energy Laboratory Co., Ltd. | Method of joining a plurality of SOI substrates on a glass substrate by a heat treatment |
KR101096142B1 (en) | 2008-01-24 | 2011-12-19 | 브레우어 사이언스 인코포레이션 | Method for reversibly mounting a device wafer to a carrier substrate |
KR101458901B1 (en) * | 2008-04-29 | 2014-11-10 | 삼성디스플레이 주식회사 | Method of manufacturing flexible display device |
US7541203B1 (en) * | 2008-05-13 | 2009-06-02 | International Business Machines Corporation | Conductive adhesive for thinned silicon wafers with through silicon vias |
CN101542702B (en) | 2008-06-05 | 2014-06-04 | 香港应用科技研究院有限公司 | Bonding method of three dimensional wafer lamination based on silicon through holes |
US7867876B2 (en) * | 2008-12-23 | 2011-01-11 | International Business Machines Corporation | Method of thinning a semiconductor substrate |
WO2012176607A1 (en) * | 2011-06-24 | 2012-12-27 | 東京応化工業株式会社 | Method of manufacturing multilayer body, method of processing substrate, and multilayer body |
US20130002685A1 (en) | 2011-06-30 | 2013-01-03 | Qualcomm Mems Technologies, Inc. | Bonded double substrate approach to solve laser drilling problems |
US8409927B1 (en) | 2011-09-23 | 2013-04-02 | GlobalFoundries, Inc. | Methods for fabricating integrated circuit systems including high reliability die under-fill |
-
2012
- 2012-10-11 US US13/649,573 patent/US20140103499A1/en not_active Abandoned
- 2012-10-11 US US13/649,458 patent/US9029238B2/en active Active
-
2013
- 2013-09-20 JP JP2015536787A patent/JP2016500918A/en active Pending
- 2013-09-20 CN CN201380053216.8A patent/CN104718605B/en active Active
- 2013-09-20 WO PCT/US2013/060949 patent/WO2014058601A1/en active Application Filing
- 2013-09-20 GB GB1506267.2A patent/GB2520905A/en not_active Withdrawn
- 2013-09-20 KR KR1020157012136A patent/KR101955067B1/en active IP Right Grant
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120329249A1 (en) * | 2011-06-22 | 2012-12-27 | Ahn Jung-Seok | Methods of processing substrates |
Cited By (51)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9147668B2 (en) * | 2013-09-04 | 2015-09-29 | Siliconware Precision Industries Co., Ltd. | Method for fabricating semiconductor structure |
US20150064850A1 (en) * | 2013-09-04 | 2015-03-05 | Siliconware Precision Industries Co., Ltd. | Method for fabricating semiconductor structure |
US9524883B2 (en) | 2014-05-13 | 2016-12-20 | Invensas Corporation | Holding of interposers and other microelectronic workpieces in position during assembly and other processing |
US9875918B2 (en) | 2014-09-29 | 2018-01-23 | Samsung Electronics Co., Ltd. | Initiator and method for debonding wafer supporting system |
US10224229B2 (en) | 2014-11-07 | 2019-03-05 | International Business Machines Corporation | Double layer release temporary bond and debond processes and systems |
US9324601B1 (en) * | 2014-11-07 | 2016-04-26 | International Business Machines Corporation | Low temperature adhesive resins for wafer bonding |
US9601364B2 (en) * | 2014-11-07 | 2017-03-21 | International Business Machines Corporation | Low temperature adhesive resins for wafer bonding |
US9748131B2 (en) | 2014-11-07 | 2017-08-29 | International Business Machines Corporation | Low temperature adhesive resins for wafer bonding |
TWI616504B (en) * | 2014-11-07 | 2018-03-01 | 萬國商業機器公司 | Low temperature adhesive resins for wafer bonding |
US10381255B2 (en) | 2014-11-07 | 2019-08-13 | International Business Machines Corporation | Double layer release temporary bond and debond processes and systems |
US9685595B1 (en) * | 2015-11-30 | 2017-06-20 | Shunsin Technology (Zhong Shan) Limited | Light-emitting diode chip packages and methods for manufacture thereof |
DE112016004442B4 (en) * | 2015-12-30 | 2021-03-25 | International Business Machines Corporation | Process for bonding and debonding of handling devices for semiconductor dies and bonded semiconductor packages |
US11424152B2 (en) | 2015-12-30 | 2022-08-23 | International Business Machines Corporation | Handler bonding and debonding for semiconductor dies |
US11121005B2 (en) | 2015-12-30 | 2021-09-14 | International Business Machines Corporation | Handler bonding and debonding for semiconductor dies |
US11688685B2 (en) | 2017-04-26 | 2023-06-27 | Taiwan Semiconductor Manufacturing Company Limited | Integrated fan-out package with 3D magnetic core inductor |
US10923417B2 (en) | 2017-04-26 | 2021-02-16 | Taiwan Semiconductor Manufacturing Company Limited | Integrated fan-out package with 3D magnetic core inductor |
US10345373B2 (en) * | 2017-09-29 | 2019-07-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for inspecting semiconductor device structure |
CN108335994A (en) * | 2017-12-28 | 2018-07-27 | 大族激光科技产业集团股份有限公司 | Wafer connection structure, chip connection method, chip stripping means and device |
US10490525B1 (en) * | 2018-05-10 | 2019-11-26 | International Business Machines Corporation | High speed handling of ultra-small chips by selective laser bonding and debonding |
US11222862B2 (en) | 2018-05-10 | 2022-01-11 | International Business Machines Corporation | High speed handling of ultra-small chips by selective laser bonding and debonding |
US11610801B2 (en) | 2019-01-22 | 2023-03-21 | Brewer Science, Inc. | Laser-releasable bonding materials for 3-D IC applications |
EP3914663A4 (en) * | 2019-01-22 | 2022-09-14 | Brewer Science Inc. | Laser-releasable bonding materials for 3-d ic applications |
US11342256B2 (en) | 2019-01-24 | 2022-05-24 | Applied Materials, Inc. | Method of fine redistribution interconnect formation for advanced packaging applications |
US11264331B2 (en) | 2019-05-10 | 2022-03-01 | Applied Materials, Inc. | Package structure and fabrication methods |
US11264333B2 (en) | 2019-05-10 | 2022-03-01 | Applied Materials, Inc. | Reconstituted substrate structure and fabrication methods for heterogeneous packaging integration |
US11476202B2 (en) | 2019-05-10 | 2022-10-18 | Applied Materials, Inc. | Reconstituted substrate structure and fabrication methods for heterogeneous packaging integration |
US11521935B2 (en) | 2019-05-10 | 2022-12-06 | Applied Materials, Inc. | Package structure and fabrication methods |
US11362235B2 (en) | 2019-05-10 | 2022-06-14 | Applied Materials, Inc. | Substrate structuring methods |
US11398433B2 (en) | 2019-05-10 | 2022-07-26 | Applied Materials, Inc. | Reconstituted substrate structure and fabrication methods for heterogeneous packaging integration |
US11837680B2 (en) * | 2019-05-10 | 2023-12-05 | Applied Materials, Inc. | Substrate structuring methods |
US10886232B2 (en) | 2019-05-10 | 2021-01-05 | Applied Materials, Inc. | Package structure and fabrication methods |
US11417605B2 (en) | 2019-05-10 | 2022-08-16 | Applied Materials, Inc. | Reconstituted substrate for radio frequency applications |
US11063169B2 (en) | 2019-05-10 | 2021-07-13 | Applied Materials, Inc. | Substrate structuring methods |
US20220278248A1 (en) * | 2019-05-10 | 2022-09-01 | Applied Materials, Inc. | Substrate structuring methods |
US11715700B2 (en) | 2019-05-10 | 2023-08-01 | Applied Materials, Inc. | Reconstituted substrate structure and fabrication methods for heterogeneous packaging integration |
US11887934B2 (en) | 2019-05-10 | 2024-01-30 | Applied Materials, Inc. | Package structure and fabrication methods |
IT201900006740A1 (en) * | 2019-05-10 | 2020-11-10 | Applied Materials Inc | SUBSTRATE STRUCTURING PROCEDURES |
US11931855B2 (en) | 2019-06-17 | 2024-03-19 | Applied Materials, Inc. | Planarization methods for packaging substrates |
US10937726B1 (en) | 2019-11-27 | 2021-03-02 | Applied Materials, Inc. | Package structure with embedded core |
US11862546B2 (en) | 2019-11-27 | 2024-01-02 | Applied Materials, Inc. | Package core assembly and fabrication methods |
US11881447B2 (en) | 2019-11-27 | 2024-01-23 | Applied Materials, Inc. | Package core assembly and fabrication methods |
US11257790B2 (en) | 2020-03-10 | 2022-02-22 | Applied Materials, Inc. | High connectivity device stacking |
US11742330B2 (en) | 2020-03-10 | 2023-08-29 | Applied Materials, Inc. | High connectivity device stacking |
US11927885B2 (en) | 2020-04-15 | 2024-03-12 | Applied Materials, Inc. | Fluoropolymer stamp fabrication method |
US11454884B2 (en) | 2020-04-15 | 2022-09-27 | Applied Materials, Inc. | Fluoropolymer stamp fabrication method |
US11400545B2 (en) | 2020-05-11 | 2022-08-02 | Applied Materials, Inc. | Laser ablation for package fabrication |
US11232951B1 (en) | 2020-07-14 | 2022-01-25 | Applied Materials, Inc. | Method and apparatus for laser drilling blind vias |
US11676832B2 (en) | 2020-07-24 | 2023-06-13 | Applied Materials, Inc. | Laser ablation system for package fabrication |
US11521937B2 (en) | 2020-11-16 | 2022-12-06 | Applied Materials, Inc. | Package structures with built-in EMI shielding |
US11404318B2 (en) | 2020-11-20 | 2022-08-02 | Applied Materials, Inc. | Methods of forming through-silicon vias in substrates for advanced packaging |
US11705365B2 (en) | 2021-05-18 | 2023-07-18 | Applied Materials, Inc. | Methods of micro-via formation for advanced packaging |
Also Published As
Publication number | Publication date |
---|---|
US20140106473A1 (en) | 2014-04-17 |
JP2016500918A (en) | 2016-01-14 |
CN104718605A (en) | 2015-06-17 |
KR101955067B1 (en) | 2019-03-06 |
WO2014058601A1 (en) | 2014-04-17 |
US9029238B2 (en) | 2015-05-12 |
GB201506267D0 (en) | 2015-05-27 |
KR20150064208A (en) | 2015-06-10 |
GB2520905A (en) | 2015-06-03 |
CN104718605B (en) | 2018-05-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9029238B2 (en) | Advanced handler wafer bonding and debonding | |
US10381255B2 (en) | Double layer release temporary bond and debond processes and systems | |
US11424152B2 (en) | Handler bonding and debonding for semiconductor dies | |
US11121005B2 (en) | Handler bonding and debonding for semiconductor dies | |
US20160133495A1 (en) | Multi-layer laser debonding structure with tunable absorption | |
US9412663B1 (en) | Dies for RFID devices and sensor applications | |
US8679280B2 (en) | Laser ablation of adhesive for integrated circuit fabrication | |
Andry et al. | Advanced wafer bonding and laser debonding | |
Turkani et al. | Photonic Debonding for Wafer-Level Packaging | |
WANG et al. | Application of Laser Debonding in Ultra-Thin Device Processing |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |
|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES, INC.;REEL/FRAME:044911/0359 Effective date: 20180117 |