US20130312913A1 - Arrangement for depositing bevel protective film - Google Patents

Arrangement for depositing bevel protective film Download PDF

Info

Publication number
US20130312913A1
US20130312913A1 US13/959,595 US201313959595A US2013312913A1 US 20130312913 A1 US20130312913 A1 US 20130312913A1 US 201313959595 A US201313959595 A US 201313959595A US 2013312913 A1 US2013312913 A1 US 2013312913A1
Authority
US
United States
Prior art keywords
substrate
arrangement
plasma
bevel edge
edge
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/959,595
Inventor
Neungho Shin
Patrick Chung
Yunsang Kim
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lam Research Corp
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US13/959,595 priority Critical patent/US20130312913A1/en
Assigned to LAM RESEARCH CORPORATION reassignment LAM RESEARCH CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KIM, YUNSANG, CHUNG, PATRICK, SHIN, NEUNGHO
Publication of US20130312913A1 publication Critical patent/US20130312913A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005—Apparatus not specifically provided for elsewhere
    • H01L21/67011—Apparatus for manufacture or treatment
    • H01L21/67017—Apparatus for fluid treatment
    • H01L21/67063—Apparatus for fluid treatment for etching
    • H01L21/67069—Apparatus for fluid treatment for etching for drying etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32—Gas-filled discharge tubes
    • H01J37/32009—Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
    • H01J37/32366—Localised processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32—Gas-filled discharge tubes
    • H01J37/32009—Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
    • H01J37/32366—Localised processing
    • H01J37/32376—Scanning across large workpieces
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32—Gas-filled discharge tubes
    • H01J37/32431—Constructional details of the reactor
    • H01J37/32532—Electrodes
    • H01J37/32568—Relative arrangement or disposition of electrodes; moving means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • H01L21/2003—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate
    • H01L21/2007—Bonding of semiconductor wafers to insulating substrates or to semiconducting substrates using an intermediate insulating layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30625—With simultaneous mechanical treatment, e.g. mechanico-chemical polishing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005—Apparatus not specifically provided for elsewhere
    • H01L21/67011—Apparatus for manufacture or treatment
    • H01L21/67017—Apparatus for fluid treatment

Definitions

  • substrates e.g.. semiconductor waters
  • substrates e.g. semiconductor waters
  • plasma-enhanced etching, and wafer bonding have often been employed in these processing steps.
  • FIGS. 1A-B and 2 A-B show examples of these problems in via etching and in wafer bonding.
  • FIGS. 1A and 1B demonstrate the problem of etching processes eating away at the substrate edge or bevel in a via etch process.
  • FIG. 1A shows a substrate 100 and a substrate edge region 102 prior to etching.
  • mask 106 remains on substrate 100 after etching.
  • Thickness 110 reflects the original thickness of the substrate prior to etching.
  • FIG. 1B shows a substrate edge region 112 after etching.
  • area 114 represents the area where the substrate edge or bevel turns into black silicon post-etch.
  • Black silicon is a rough part of the original substrate that has been eaten away by the etchant.
  • Thickness 120 of FIG. 1B is substantially less than the original thickness of the wafer, substantially increasing the likelihood of bevel collapse.
  • the black silicon area 114 can trap contamination that may pollute the processing steps in the future.
  • thick protective films or anti-etching sacrificial films at the substrate edge or bevel are used to minimize substrate bevel collapse.
  • Another approach of wafer bevel protection utilizes a process kit known as a shadow ring, which is placed on top of bevel area of the wafer or slightly above the wafer.
  • the shadow ring oftentimes introduces tilting, and particle issues. Accordingly, this process requires many stages to define the film at the substrate edge. This is problematic especially if the film deposition at the substrate edge or bevel requires separate special equipments.
  • FIGS. 2A-B illustrate an example of the problem in wafer bonding near the edge or bevel.
  • FIG. 2A shows lower wafer 202 , upper wafer 204 , and bonding material 206 .
  • the bonding material is typically some type of organic material.
  • CMP Chemical Mechanical Polish
  • FIG. 2B shows the post-CMP bonded wafers.
  • region 220 shows that the bonding material is exposed at the edge or bevel of the wafers. Having exposed bonding material can create side defects and other unpredictable effects,
  • region 220 shows a negative slope near the edge or bevel of the wafers.
  • semiconductor manufacturers may prefer positive slope geometries near the edge of a wafer.
  • the negative slope and the exposed bonding material may present other problems such as undercut issues or delamination issues.
  • CMP may be employed to shape the edge or bevel back to a positive slope.
  • this solution is costly, and does not solve the problem of the exposed bonding material.
  • FIG. 1A is a schematic view of a substrate edge prior to a via etch.
  • FIG. 1B is a schematic view of a substrate edge post a via etch.
  • FIG. 2A is a schematic view of substrate edges post wafer bonding and prior to a CMP.
  • FIG. 2B is a schematic view of substrate edges post wafer bonding and post-CMP.
  • FIG. 3A shows, in accordance with an embodiment of the invention, a schematic view of substrate edge prior to a via etch using localized film deposition at the substrate edge.
  • FIG. 3B shows, in accordance with an embodiment of the invention, a schematic view of substrate edge post a via etch using, localized film deposition at the substrate edge.
  • FIG. 4 shows, in accordance with an embodiment of the invention, a schematic view of substrate edge post wafer bonding and post-CMP using localized film deposition at the substrate edge.
  • FIG. 5A shows, in accordance with an embodiment of the invention, a generic machine for depositing protective film at bevel edge.
  • FIG. 5B shows, in accordance with an embodiment of the invention, a magnified illustration of a ceramic part illustrated in FIG. 3A .
  • FIG. 6 shows, in accordance with an embodiment of the invention, the method steps for creating protective film at bevel edge.
  • FIG. 7 shows, in accordance with an embodiment of the invention, a generic machine of FIG. 3A plus inductive antennas for in situ cleaning at the bevel edge.
  • FIG. 8 shows, in accordance with an embodiment of the invention, the method steps for in situ inductive cleaning, post localized film deposition,
  • the present invention addresses at least the problems faced in via etching and wafer bonding.
  • the invention relates, in one embodiment, to a method of film deposition using localized plasma to protect the bevel edge of a wafer or wafers in a plasma chamber.
  • the method includes adjusting an electrode gap between a movable electrode and a stationary electrode with a wafer disposed in between.
  • the electrode gap is adjusted to a gap distance configured to prevent plasma formation over a center portion of the wafer, while a plasma-sustainable condition around the wafer's bevel edge still may be formed.
  • the method also includes flowing deposition gas into the plasma chamber.
  • the method further includes maintaining, using a heater, a chuck temperature that is configured to facilitate film deposition on the bevel edge.
  • the method also includes generating the localized plasma from the deposition gas for depositing a film on the bevel edge.
  • the invention relates, in one embodiment, to a method of film deposition using localized plasma to protect the bevel edge of a wafer or wafers.
  • the method includes adjusting the flow of deposition gas into a plasma chamber to a pressure configured to prevent plasma formation over a center portion of the wafer, the pressure also adjusted such that a plasma-sustainable condition around the bevel edge of the wafer is formed after the adjusting.
  • the method also includes maintaining, using a heater, a chuck temperature that is configured to facilitate film deposition on the bevel edge.
  • the method further includes generating the localized plasma from the deposition gas for depositing a film on the bevel edge.
  • the invention relates, in one embodiment, to a method of film deposition using localized plasma to protect the bevel edge of a wafer or wafers.
  • the method includes adjusting an electrode gap between a movable electrode and a stationary electrode with the wafer disposed in between. The electrode gap is adjusted to a gap distance configured to prevent plasma formation over a center portion of the wafer, while a plasma-sustainable condition around the bevel edge of the wafer may still be or is formed.
  • the method also includes adjusting the flow of deposition gas into a plasma chamber to a pressure configured to prevent plasma formation over a center portion of the wafer, while a plasma-sustainable condition around the bevel edge of the wafer may still be or is formed.
  • the method further includes maintaining,. using a heater, a chuck temperature that is configured to facilitate film deposition on the bevel edge.
  • the method also includes generating the localized plasma from the deposition gas for depositing a film. on the bevel edge.
  • FIG. 3A illustrates the proposed solution to the via etching problem suggested in FIGS. 1A and 1B , as applied to a wafer 300 prior to etching. There is also shown a substrate edge area 302 . Hard mask 306 remains on the central region of the wafer, while conformal protective film 308 is deposited on the bevel edge to protect the bevel edge.
  • FIG. 3B illustrates the proposed solution to the via etching problem suggested in FIGS. 1A and 1B , as applied to a wafer 300 after etching.
  • hard mask 306 remains.
  • the protective film 308 is worn away slightly, protecting the substrate underneath in the bevel edge region 312 . This solves the problem of black silicon forming on the bevel edge, limiting the probability of break off or contaminant trapping.
  • a comparison between FIG. 3A and FIG. 3B will show that thickness 318 of the substrate edge prior to etching remains approximately the same as thickness 320 of the substrate edge post etching.
  • FIG. 4 illustrates the proposed solution to the wafer bonding problem presented in FIGS. 2A and 213 .
  • FIG. 4 shows the bonded wafers 400 after the Chemical Mechanical Polish (CMP) process.
  • Lower wafer 402 is bonded by bonding material 406 with upper wafer 414 .
  • Upper wafer 414 is grinded down by CMP, In this situation, most semiconductor manufacturers want to protect the bonding material while creating a positive slope on the edge of the bonded wafers.
  • FIG. 4 demonstrates how localized conformal film 418 deposited in the bevel edge region 420 may create the desired effects on the edge of the bonded wafers.
  • FIG. 5A illustrates a generalized arrangement for depositing a protective film at the bevel edge of the wafer. Due to the need to deposit a precise conformal film on a challenging bevel edge topology and the need to refrain from depositing elsewhere, specialized equipment is necessary.
  • the arrangement of FIG. 5A includes a capacitively coupled chamber 500 .
  • Gas flow control 504 supplies gas or plasma to the edge area of a wafer 502 .
  • Gas flow control 506 supplies gas or plasma to the central area of the wafer 502 .
  • Gas flow may be supplied through liquid gas delivery or vas phase delivery.
  • the two gas flow controls 504 and 506 individually or together may change the differential pressure over the center portion of the wafer as compared to the edge portion of the wafer.
  • the exhaust from the chamber may exit through the exhaust pump 508 .
  • Gap 510 represents the distance between the ceramic cover 512 and the wafer 502 .
  • gap 510 is controlled such that the gap is insufficient for plasma formation. For example, a gap no larger than 1 mm cannot sustain plasma formation in sonic cases.
  • the gap itself may be determined empirically based on the particulars of each chamber.
  • Gas supplied by the gas flow controls 504 and 506 is turned into plasma by a RF source 520 that powers heater/chuck 524 .
  • a top electrode 526 is disposed above ceramic cover 512 . Further, FIG. 5 a shows wafer 502 disposed above heater/chuck 524 .
  • Liner 540 helps to protect lower extended electrode 538 against deposition.
  • Liner 540 may be formed of a suitable material compatible with the deposition process.
  • RF currents may flow from the heater/chuck 524 through both the upper extended electrode 536 and lower extended electrode 538 , through the chamber wall, and return back to the RF source 520 .
  • Size-controllable ceramic part 550 is disposed next to the heater/chuck 524 .
  • FIG. 5B illustrates the magnified view of the size-controllable ceramic part. 550 .
  • the size of the ceramic part 550 may be adjusted to expose more or less of the under edge of the wafer 502 to the plasma for deposition purpose.
  • FIG. 5B illustrates ceramic part 550 and the ceramic cover 512 . If a semiconductor manufacturer wants to deposit more to the backside of the wafer 502 edge, the size of ceramic part 550 may be adjusted. For example, a smaller outer diameter of ceramic part 550 may allow more of the deposition to reach the underside of the bevel edge.
  • the diameter of ceramic cover 512 may also be adjusted to determine the width of the bevel edge film deposition on the upper side of the wafer. For example, a smaller outer diameter of ceramic cover 512 may allow more deposition on the upper outer edge of the bevel.
  • Ceramic cover 512 and the top electrode 526 are movable (e.g., up and down) using a robot arm, a bellow, a belt, or other methods in order to allow for gap control.
  • This mechanism is controlled by gap controller circuitry.
  • the gap controller serves to control plasma formation in between the wafer and the top electrode of the chamber.
  • the gap controller also assists in the insertion and the removal of the wafer to and from the plasma chamber.
  • the actual mechanical movement to control the gap may be accomplished by a mechanical actuator, or by bellows, or by a belt-type gear, or the like.
  • FIG. 6 shows, in accordance with an embodiment of the invention, the method steps for creating a protective film at the bevel edge.
  • the silicon wafer is placed within the chamber via a robot arm mechanism
  • the gap between the upper ceramic cover and the wafer is adjusted to a plasma-inhibiting gap distance to ensure that plasma will not form over the center portion of the water.
  • the center portion of the wafer is the portion of the wafer with etched features, or is the part intended to have etched features.
  • the center portion of the wafer is the portion of the wafer that is substantially flat.
  • liquid or gas phase deposition gas is flowed into the plasma chamber, creating a pressure differential between the center portion of the chamber and the edge portion of the chamber.
  • the pressure differential is controlled by multiple gas inlets into the center and the edge portion of the plasma chamber, in an embodiment of the invention, the pressure differential and the specified electrode gap may sustain plasma in the vicinity of the edge region of the wafer, but not in the region between the center portion of the wafer and the upper electrode, The exact pressure differential and electrode gap may be pre-determined through testing, or may be determined real-time by a feedback control system capable of detecting. whether plasma is formed over the center portion of the wafer.
  • the deposition gas used may be a precursor for a dielectric film, a conductor film, an organic film, or any other film used in the semiconductor industry.
  • RF-power to the heater and/or the chuck is turned on.
  • film deposition plasma should have formed on the bevel edge of the wafer.
  • the heater temperature is controlled, for example, to minimize adhesion stress.
  • RF power and gas flow are turned off.
  • the electrode gap above the wafer is enlarged to facilitate wafer removal.
  • the wafer is removed by the robot arm mechanism.
  • FIG. 7 shows, in accordance with an embodiment of the invention, a generalized implementation of FIG. 3A plus inductive antennas for in situ cleaning at the bevel edge.
  • the ability to perform in-situ cleaning is an important advantage in improving output.
  • Gap 710 may be adjusted to optimize for cleaning.
  • Localized plasma may be created by RF source 722 energizing coil 724 .
  • electrode 726 is formed of aluminum.
  • Grounded upper and lower extended electrodes 736 and 738 typically are made from aluminum as well in one or more embodiments. Other materials may also be used for various electrodes.
  • FIG. 8 shows, in accordance with an embodiment of the invention, the method steps for in situ inductive cleaning, post localized film deposition.
  • the combination of in-situ inductive cleaning (which creates high density cleaning plasma) in a substantially capacitive chamber provides many advantages.
  • the electrode gap above the wafer in the plasma chamber is adjusted to provide space for wafer removal.
  • the electrode gap is adjusted again to a gap distance to govern how much of the cleaning plasma will encroach on the center portion of the plasma chamber.
  • the etchant cleaning gas flows into the plasma chamber.
  • the Transformer-Coupled Plasma (TCP) inductor coils are powered on for a certain period, of time to allow for the cleaning plasma to form and use the cleaning plasma to clean the plasma chamber.
  • the etchant cleaning gas is allowed to exhaust.
  • Advantages of the invention include the prevention of bevel collapse and the formation of black silicon on substrate edges during an etching process. Additional advantages include sealing off bonding materials post a wafer-bonding process. This conformal edge film deposition process further allows users to create a positive slope on the edges of two bonded wafers.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Analytical Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Plasma & Fusion (AREA)
  • Drying Of Semiconductors (AREA)
  • Chemical Vapour Deposition (AREA)
  • Cleaning Or Drying Semiconductors (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Plasma Technology (AREA)

Abstract

An arrangement for depositing a film at a bevel edge of a substrate in a plasma chamber. The arrangement includes a gas delivery system for supplying gas into the chamber. The arrangement also includes a pair of electrodes including a movable electrode and a stationary electrode, wherein the substrate is disposed on one of the pair of electrodes. The arrangement further includes a gap controller module configured for adjusting an electrode gap between the pair of electrodes to a gap distance configured to prevent plasma formation over a center portion of the substrate. The gap distance is also dimensioned such that a plasma-sustainable condition around the bevel edge of the substrate is formed. The arrangement moreover includes a heater disposed below the substrate and powered by an RE source, wherein the heater is maintained at a chuck temperature conducive for facilitating film deposition on the bevel edge of the substrate.

Description

    PRIORITY CLAIM
  • This application is a continuation of a previously filed patent application entitled “METHODS FOR DEPOSITING BEVEL PROTECTIVE FILM”, filed on Oct. 19, 2010 (application Ser. No. 12,907,149) with an Attorney Docket No. P2052/LMRX-P195, which is incorporated herein by reference.
    • BACKGROUND OF THE INVENTION
  • In the manufacture of semiconductor products, substrates (e.g.. semiconductor waters) are processed by successively depositing, etching, and polishing various layers to create semiconductor devices. More specifically, plasma-enhanced etching, and wafer bonding have often been employed in these processing steps.
  • However, etching processes tend to cat away at the substrate edge or bevel, and wafer bonding processes tend to create negative slopes at the wafers' edge or bevel while exposing bonding materials. FIGS. 1A-B and 2A-B show examples of these problems in via etching and in wafer bonding.
  • FIGS. 1A and 1B demonstrate the problem of etching processes eating away at the substrate edge or bevel in a via etch process. FIG. 1A shows a substrate 100 and a substrate edge region 102 prior to etching. In FIG. 1A, mask 106 remains on substrate 100 after etching. Thickness 110 reflects the original thickness of the substrate prior to etching.
  • FIG. 1B shows a substrate edge region 112 after etching. In FIG. 113, area 114 represents the area where the substrate edge or bevel turns into black silicon post-etch. Black silicon is a rough part of the original substrate that has been eaten away by the etchant. Thickness 120 of FIG. 1B is substantially less than the original thickness of the wafer, substantially increasing the likelihood of bevel collapse. Furthermore, the black silicon area 114 can trap contamination that may pollute the processing steps in the future.
  • To address the bevel collapse problem described above in etching or other type of material removal or punch-through processes, thick protective films or anti-etching sacrificial films at the substrate edge or bevel are used to minimize substrate bevel collapse. Another approach of wafer bevel protection utilizes a process kit known as a shadow ring, which is placed on top of bevel area of the wafer or slightly above the wafer. However, the shadow ring oftentimes introduces tilting, and particle issues. Accordingly, this process requires many stages to define the film at the substrate edge. This is problematic especially if the film deposition at the substrate edge or bevel requires separate special equipments.
  • FIGS. 2A-B illustrate an example of the problem in wafer bonding near the edge or bevel. FIG. 2A shows lower wafer 202, upper wafer 204, and bonding material 206. The bonding material is typically some type of organic material. In general, a Chemical Mechanical Polish (CMP) is performed after the wafer bonding process. FIG. 2B shows the post-CMP bonded wafers. Specifically, region 220 shows that the bonding material is exposed at the edge or bevel of the wafers. Having exposed bonding material can create side defects and other unpredictable effects, Furthermore, region 220 shows a negative slope near the edge or bevel of the wafers. For a variety of reasons, semiconductor manufacturers may prefer positive slope geometries near the edge of a wafer. The negative slope and the exposed bonding material may present other problems such as undercut issues or delamination issues.
  • To address the bevel edge negative slope problem. CMP may be employed to shape the edge or bevel back to a positive slope. However, this solution is costly, and does not solve the problem of the exposed bonding material.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The present invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:
  • FIG. 1A is a schematic view of a substrate edge prior to a via etch.
  • FIG. 1B is a schematic view of a substrate edge post a via etch.
  • FIG. 2A is a schematic view of substrate edges post wafer bonding and prior to a CMP.
  • FIG. 2B is a schematic view of substrate edges post wafer bonding and post-CMP.
  • FIG. 3A shows, in accordance with an embodiment of the invention, a schematic view of substrate edge prior to a via etch using localized film deposition at the substrate edge.
  • FIG. 3B shows, in accordance with an embodiment of the invention, a schematic view of substrate edge post a via etch using, localized film deposition at the substrate edge.
  • FIG. 4 shows, in accordance with an embodiment of the invention, a schematic view of substrate edge post wafer bonding and post-CMP using localized film deposition at the substrate edge.
  • FIG. 5A shows, in accordance with an embodiment of the invention, a generic machine for depositing protective film at bevel edge.
  • FIG. 5B shows, in accordance with an embodiment of the invention, a magnified illustration of a ceramic part illustrated in FIG. 3A.
  • FIG. 6 shows, in accordance with an embodiment of the invention, the method steps for creating protective film at bevel edge.
  • FIG. 7 shows, in accordance with an embodiment of the invention, a generic machine of FIG. 3A plus inductive antennas for in situ cleaning at the bevel edge.
  • FIG. 8 shows, in accordance with an embodiment of the invention, the method steps for in situ inductive cleaning, post localized film deposition,
    •  DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • The present invention will now he described in detail with reference to a few embodiments thereof as illustrated in the accompanying drawings. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art, that the present invention may be practiced without some or all of these specific details. In other instances, well known process steps and/or structures have not been described in detail in order to not unnecessarily obscure the present invention.
  • The present invention addresses at least the problems faced in via etching and wafer bonding. The invention relates, in one embodiment, to a method of film deposition using localized plasma to protect the bevel edge of a wafer or wafers in a plasma chamber. The method includes adjusting an electrode gap between a movable electrode and a stationary electrode with a wafer disposed in between. The electrode gap is adjusted to a gap distance configured to prevent plasma formation over a center portion of the wafer, while a plasma-sustainable condition around the wafer's bevel edge still may be formed. The method also includes flowing deposition gas into the plasma chamber. The method further includes maintaining, using a heater, a chuck temperature that is configured to facilitate film deposition on the bevel edge. The method also includes generating the localized plasma from the deposition gas for depositing a film on the bevel edge.
  • The invention relates, in one embodiment, to a method of film deposition using localized plasma to protect the bevel edge of a wafer or wafers. The method includes adjusting the flow of deposition gas into a plasma chamber to a pressure configured to prevent plasma formation over a center portion of the wafer, the pressure also adjusted such that a plasma-sustainable condition around the bevel edge of the wafer is formed after the adjusting. The method also includes maintaining, using a heater, a chuck temperature that is configured to facilitate film deposition on the bevel edge. The method further includes generating the localized plasma from the deposition gas for depositing a film on the bevel edge.
  • The invention relates, in one embodiment, to a method of film deposition using localized plasma to protect the bevel edge of a wafer or wafers. The method includes adjusting an electrode gap between a movable electrode and a stationary electrode with the wafer disposed in between. The electrode gap is adjusted to a gap distance configured to prevent plasma formation over a center portion of the wafer, while a plasma-sustainable condition around the bevel edge of the wafer may still be or is formed. The method also includes adjusting the flow of deposition gas into a plasma chamber to a pressure configured to prevent plasma formation over a center portion of the wafer, while a plasma-sustainable condition around the bevel edge of the wafer may still be or is formed. The method further includes maintaining,. using a heater, a chuck temperature that is configured to facilitate film deposition on the bevel edge. The method also includes generating the localized plasma from the deposition gas for depositing a film. on the bevel edge.
  • FIG. 3A illustrates the proposed solution to the via etching problem suggested in FIGS. 1A and 1B, as applied to a wafer 300 prior to etching. There is also shown a substrate edge area 302. Hard mask 306 remains on the central region of the wafer, while conformal protective film 308 is deposited on the bevel edge to protect the bevel edge.
  • FIG. 3B illustrates the proposed solution to the via etching problem suggested in FIGS. 1A and 1B, as applied to a wafer 300 after etching. Here, hard mask 306 remains. The protective film 308 is worn away slightly, protecting the substrate underneath in the bevel edge region 312. This solves the problem of black silicon forming on the bevel edge, limiting the probability of break off or contaminant trapping. A comparison between FIG. 3A and FIG. 3B will show that thickness 318 of the substrate edge prior to etching remains approximately the same as thickness 320 of the substrate edge post etching.
  • FIG. 4 illustrates the proposed solution to the wafer bonding problem presented in FIGS. 2A and 213. FIG. 4 shows the bonded wafers 400 after the Chemical Mechanical Polish (CMP) process. Lower wafer 402 is bonded by bonding material 406 with upper wafer 414. Upper wafer 414 is grinded down by CMP, In this situation, most semiconductor manufacturers want to protect the bonding material while creating a positive slope on the edge of the bonded wafers. FIG. 4 demonstrates how localized conformal film 418 deposited in the bevel edge region 420 may create the desired effects on the edge of the bonded wafers.
  • FIG. 5A illustrates a generalized arrangement for depositing a protective film at the bevel edge of the wafer. Due to the need to deposit a precise conformal film on a challenging bevel edge topology and the need to refrain from depositing elsewhere, specialized equipment is necessary. The arrangement of FIG. 5A includes a capacitively coupled chamber 500. Gas flow control 504 supplies gas or plasma to the edge area of a wafer 502. Gas flow control 506 supplies gas or plasma to the central area of the wafer 502. Gas flow may be supplied through liquid gas delivery or vas phase delivery. The two gas flow controls 504 and 506 individually or together may change the differential pressure over the center portion of the wafer as compared to the edge portion of the wafer. The exhaust from the chamber may exit through the exhaust pump 508.
  • Gap 510 represents the distance between the ceramic cover 512 and the wafer 502. In the present invention, gap 510 is controlled such that the gap is insufficient for plasma formation. For example, a gap no larger than 1 mm cannot sustain plasma formation in sonic cases. The gap itself may be determined empirically based on the particulars of each chamber. Gas supplied by the gas flow controls 504 and 506 is turned into plasma by a RF source 520 that powers heater/chuck 524. A top electrode 526 is disposed above ceramic cover 512. Further, FIG. 5 a shows wafer 502 disposed above heater/chuck 524.
  • On the edge of the chamber is a grounded upper extended electrode 536 and a grounded lower extended electrode 538. Liner 540 helps to protect lower extended electrode 538 against deposition. Liner 540 may be formed of a suitable material compatible with the deposition process. RF currents may flow from the heater/chuck 524 through both the upper extended electrode 536 and lower extended electrode 538, through the chamber wall, and return back to the RF source 520. Size-controllable ceramic part 550 is disposed next to the heater/chuck 524.
  • FIG. 5B illustrates the magnified view of the size-controllable ceramic part. 550. The size of the ceramic part 550 may be adjusted to expose more or less of the under edge of the wafer 502 to the plasma for deposition purpose. FIG. 5B illustrates ceramic part 550 and the ceramic cover 512. If a semiconductor manufacturer wants to deposit more to the backside of the wafer 502 edge, the size of ceramic part 550 may be adjusted. For example, a smaller outer diameter of ceramic part 550 may allow more of the deposition to reach the underside of the bevel edge. The diameter of ceramic cover 512 may also be adjusted to determine the width of the bevel edge film deposition on the upper side of the wafer. For example, a smaller outer diameter of ceramic cover 512 may allow more deposition on the upper outer edge of the bevel.
  • Ceramic cover 512 and the top electrode 526 are movable (e.g., up and down) using a robot arm, a bellow, a belt, or other methods in order to allow for gap control. This mechanism is controlled by gap controller circuitry. The gap controller serves to control plasma formation in between the wafer and the top electrode of the chamber. The gap controller also assists in the insertion and the removal of the wafer to and from the plasma chamber. The actual mechanical movement to control the gap may be accomplished by a mechanical actuator, or by bellows, or by a belt-type gear, or the like.
  • FIG. 6 shows, in accordance with an embodiment of the invention, the method steps for creating a protective film at the bevel edge. At a first step 652, the silicon wafer is placed within the chamber via a robot arm mechanism At step 654, the gap between the upper ceramic cover and the wafer is adjusted to a plasma-inhibiting gap distance to ensure that plasma will not form over the center portion of the water. In an embodiment of the invention, the center portion of the wafer is the portion of the wafer with etched features, or is the part intended to have etched features. In another embodiment of the invention, the center portion of the wafer is the portion of the wafer that is substantially flat.
  • At step 656, liquid or gas phase deposition gas is flowed into the plasma chamber, creating a pressure differential between the center portion of the chamber and the edge portion of the chamber. In an embodiment of the invention, the pressure differential is controlled by multiple gas inlets into the center and the edge portion of the plasma chamber, in an embodiment of the invention, the pressure differential and the specified electrode gap may sustain plasma in the vicinity of the edge region of the wafer, but not in the region between the center portion of the wafer and the upper electrode, The exact pressure differential and electrode gap may be pre-determined through testing, or may be determined real-time by a feedback control system capable of detecting. whether plasma is formed over the center portion of the wafer. The deposition gas used may be a precursor for a dielectric film, a conductor film, an organic film, or any other film used in the semiconductor industry.
  • At step 658, RF-power to the heater and/or the chuck is turned on. At this stage, film deposition plasma should have formed on the bevel edge of the wafer. The heater temperature is controlled, for example, to minimize adhesion stress. At step 660, RF power and gas flow are turned off. At step 662, the electrode gap above the wafer is enlarged to facilitate wafer removal. At step 664, the wafer is removed by the robot arm mechanism.
  • FIG. 7 shows, in accordance with an embodiment of the invention, a generalized implementation of FIG. 3A plus inductive antennas for in situ cleaning at the bevel edge. The ability to perform in-situ cleaning is an important advantage in improving output. Gap 710 may be adjusted to optimize for cleaning. Localized plasma may be created by RF source 722 energizing coil 724. In an embodiment, electrode 726 is formed of aluminum. Grounded upper and lower extended electrodes 736 and 738 typically are made from aluminum as well in one or more embodiments. Other materials may also be used for various electrodes.
  • FIG. 8 shows, in accordance with an embodiment of the invention, the method steps for in situ inductive cleaning, post localized film deposition. The combination of in-situ inductive cleaning (which creates high density cleaning plasma) in a substantially capacitive chamber provides many advantages. At a first step 852, the electrode gap above the wafer in the plasma chamber is adjusted to provide space for wafer removal. At step 854, the electrode gap is adjusted again to a gap distance to govern how much of the cleaning plasma will encroach on the center portion of the plasma chamber. At step 856, the etchant cleaning gas flows into the plasma chamber. At step 858, the Transformer-Coupled Plasma (TCP) inductor coils are powered on for a certain period, of time to allow for the cleaning plasma to form and use the cleaning plasma to clean the plasma chamber. At step 860, the etchant cleaning gas is allowed to exhaust.
  • Advantages of the invention include the prevention of bevel collapse and the formation of black silicon on substrate edges during an etching process. Additional advantages include sealing off bonding materials post a wafer-bonding process. This conformal edge film deposition process further allows users to create a positive slope on the edges of two bonded wafers.
  • Having disclosed exemplary embodiments and the best mode, modifications and variations may be made to the disclosed embodiments while remaining within the subject and spirit of the invention a defined by the following claims.

Claims (21)

1-20. (canceled)
21. An arrangement for depositing a protective film at a bevel edge of a substrate in a plasma chamber, comprising:
a gas delivery system for supplying gas into said plasma chamber;
a pair of electrodes including a movable electrode and a stationary electrode, wherein said substrate is disposed on one of said movable electrode and said stationary electrode;
a gap controller module configured for adjusting an electrode gap between said pair of electrodes to a gap distance configured to prevent plasma formation over a center portion of said substrate, said gap distance also dimensioned such that a plasma-sustainable condition around said bevel edge of said substrate is created after said adjusting, and a heater disposed below said substrate and powered by an RE source, wherein said heater heats said substrate to a temperature conducive for facilitating film deposition on said bevel edge of said substrate.
22. The arrangement of claim 21 wherein said plasma chamber is a capacitively coupled chamber.
23. The arrangement of claim 21 further including a feedback control system configured to detect whether plasma is formed over said center portion of said substrate.
24. The arrangement of claim 21 further including a first gas flow control configured for supplying gas to an edge area of said substrate.
25. The arrangement of claim 24 further including a second gas flow control configured for supplying gas to a central area of said substrate.
26. The arrangement of claim 21 wherein said gas interacts with power provided by said RF source to generate plasma.
27. The arrangement of claim 21 wherein said center portion is substantially equal to an area on said substrate where features are formed.
28. The arrangement of claim 21 wherein said center portion is substantially equal to an area on said substrate where the surface of said substrate is substantially fiat,
29. The arrangement of claim 21 wherein said plasma chamber is configured perform localized etching as well as localized deposition.
30. The arrangement of claim 21 further including a ceramic component positioned adjacent to said heater, wherein said ceramic component has a dimension that is adjustable to control the exposure of the lower outer edge of said substrate to a plasma. formed around said bevel edge of said substrate.
31. The arrangement of claim 21 wherein said movable electrode includes a ceramic cover, wherein dimension of said ceramic cover is adjustable to control the width of said protective film on the upper outer edge of said substrate.
32. The arrangement of claim 21 wherein said electrode gap is adjusted by one of a mechanical actuator and a bellows and a belt-type gear.
33. The arrangement of claim 21 wherein said protective film is one of a. dielectric film, a conductor film, and an organic film.
34. The arrangement of claim 21 further including a set of inductive antennas configured for performing in-situ cleaning of said plasma chamber.
35. The arrangement of claim 34 wherein said set of inductive antenna is a set of Transformer-Coupled Plasma (TCP) inductor coils.
36. An arrangement for depositing a protective film at a bevel edge of a substrate in a plasma chamber, comprising:
a gas delivery system for supplying gas into said plasma chamber;
a pair of electrodes including a movable electrode and a stationary electrode, wherein said substrate is disposed on one of said pair of electrodes;
a plurality of gas flow controls configured for adjusting flow of said gas into said plasma chamber to a pressure configured to prevent plasma formation over a center portion of said substrate, said pressure also adjusted such that a plasma-sustainable condition around said bevel edge of said substrate is created after said adjusting; and
a heater disposed below said substrate and powered by an RF source, Wherein said heater is maintained at a chuck temperature conducive for facilitating film deposition on said bevel edge of said substrate.
37. The arrangement of claim 36 further including a feedback control system configured to detect whether plasma is formed over said center portion of said substrate.
38. The arrangement of claim 36 further including a ceramic component positioned adjacent to said heater, wherein said ceramic component has a dimension that is adjustable to control the exposure of the lower outer edge of said substrate to a plasma formed around said bevel edge of said substrate.
39. The arrangement of claim 36 further including a set of inductive antenna configured for performing in-situ cleaning of said plasma chamber.
40. The arrangement of claim 36 wherein said protective film is one of a dielectric film, a conductor film, and an organic film.
US13/959,595 2010-10-19 2013-08-05 Arrangement for depositing bevel protective film Abandoned US20130312913A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/959,595 US20130312913A1 (en) 2010-10-19 2013-08-05 Arrangement for depositing bevel protective film

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/907,149 US8501283B2 (en) 2010-10-19 2010-10-19 Methods for depositing bevel protective film
US13/959,595 US20130312913A1 (en) 2010-10-19 2013-08-05 Arrangement for depositing bevel protective film

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US12/907,149 Continuation US8501283B2 (en) 2010-10-19 2010-10-19 Methods for depositing bevel protective film

Publications (1)

Publication Number Publication Date
US20130312913A1 true US20130312913A1 (en) 2013-11-28

Family

ID=45934522

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/907,149 Active 2031-06-23 US8501283B2 (en) 2010-10-19 2010-10-19 Methods for depositing bevel protective film
US13/959,595 Abandoned US20130312913A1 (en) 2010-10-19 2013-08-05 Arrangement for depositing bevel protective film

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US12/907,149 Active 2031-06-23 US8501283B2 (en) 2010-10-19 2010-10-19 Methods for depositing bevel protective film

Country Status (7)

Country Link
US (2) US8501283B2 (en)
JP (1) JP5982383B2 (en)
KR (1) KR101892310B1 (en)
CN (1) CN103460347B (en)
SG (1) SG189223A1 (en)
TW (1) TWI555070B (en)
WO (1) WO2012054577A2 (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8603908B2 (en) * 2011-05-06 2013-12-10 Lam Research Corporation Mitigation of silicide formation on wafer bevel
FR3003395B1 (en) * 2013-03-15 2015-05-29 Commissariat Energie Atomique METHOD AND PRODUCTION OF A SUBSTRATE PROVIDED WITH EDGE PROTECTION
KR102295029B1 (en) 2015-03-31 2021-08-27 삼성전자주식회사 Method of manufacturing semiconductor devices
US9741684B2 (en) 2015-08-17 2017-08-22 International Business Machines Corporation Wafer bonding edge protection using double patterning with edge exposure
JP6552404B2 (en) * 2015-12-17 2019-07-31 東京エレクトロン株式会社 Substrate processing method, substrate processing system, substrate processing apparatus, and computer readable storage medium storing substrate processing program
US10892404B1 (en) * 2019-07-09 2021-01-12 International Business Machines Corporation Sacrificial buffer layer for metal removal at a bevel edge of a substrate
GB202001781D0 (en) 2020-02-10 2020-03-25 Spts Technologies Ltd Pe-Cvd apparatus and method
CN113764328B (en) * 2020-06-02 2024-06-21 拓荆科技股份有限公司 Apparatus and method for processing wafer
TWI766595B (en) * 2021-02-25 2022-06-01 聯華電子股份有限公司 Method for bonding two semiconductor structures
US11830824B2 (en) * 2021-03-26 2023-11-28 Applied Materials, Inc. Edge protection on semiconductor substrates

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050173067A1 (en) * 2003-05-12 2005-08-11 Dong-Soo Lim Plasma etching chamber and plasma etching system using same
US20070026540A1 (en) * 2005-03-15 2007-02-01 Nooten Sebastian E V Method of forming non-conformal layers
US20080156772A1 (en) * 2006-12-29 2008-07-03 Yunsang Kim Method and apparatus for wafer edge processing
US20080179297A1 (en) * 2007-01-26 2008-07-31 Lam Research Corporation Bevel etcher with gap control
US20080182412A1 (en) * 2007-01-26 2008-07-31 Lam Research Corporation Configurable bevel etcher
US20080185105A1 (en) * 2007-02-02 2008-08-07 Lam Research Corporation Apparatus for defining regions of process exclusion and process performance in a process chamber
US20080277064A1 (en) * 2006-12-08 2008-11-13 Tes Co., Ltd. Plasma processing apparatus
US20080311758A1 (en) * 2007-06-14 2008-12-18 Lam Research Corporation Methods of and apparatus for protecting a region of process exlusion adjacent to a region of process performance in a process chamber
US20090014127A1 (en) * 2007-07-12 2009-01-15 Applied Materials, Inc. Systems for plasma enhanced chemical vapor deposition and bevel edge etching
US20090142513A1 (en) * 2006-07-11 2009-06-04 Tokyo Electron Limited Film formation method, cleaning method and film formation apparatus
US20110024399A1 (en) * 2008-04-07 2011-02-03 Charm Engineering Co., Ltd. Plasma processing apparatus and method for plasma processing
US20110146703A1 (en) * 2009-12-17 2011-06-23 Lam Research Corporation Method and apparatus for processing bevel edge

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06283500A (en) * 1993-03-30 1994-10-07 Hitachi Ltd Semiconductor production device and semiconductor device
US6066570A (en) * 1998-12-10 2000-05-23 Siemens Aktiengesellschaft Method and apparatus for preventing formation of black silicon on edges of wafers
US6489249B1 (en) * 2000-06-20 2002-12-03 Infineon Technologies Ag Elimination/reduction of black silicon in DT etch
US7256148B2 (en) 2005-05-12 2007-08-14 International Business Machines Corporation Method for treating a wafer edge
CN101278072A (en) 2005-08-02 2008-10-01 麻省理工学院 Method of using NF3 for removing surface deposits
US8083890B2 (en) * 2005-09-27 2011-12-27 Lam Research Corporation Gas modulation to control edge exclusion in a bevel edge etching plasma chamber
DE102005063089A1 (en) 2005-12-30 2007-07-12 Advanced Micro Devices, Inc., Sunnyvale A method of reducing contamination by providing an etch stop layer on the substrate edge
US7879184B2 (en) * 2006-06-20 2011-02-01 Lam Research Corporation Apparatuses, systems and methods for rapid cleaning of plasma confinement rings with minimal erosion of other chamber parts
KR20080053167A (en) * 2006-12-08 2008-06-12 주식회사 테스 Plasma processing apparatus
US8137501B2 (en) 2007-02-08 2012-03-20 Lam Research Corporation Bevel clean device
KR101459762B1 (en) * 2007-12-27 2014-11-07 메이플 비젼 테크놀로지스 인크. method of reading optical information, method of recording optical information
US8616390B2 (en) * 2008-11-12 2013-12-31 Theodosios Kountotsis Triple chamber bottle and method of manufacturing the same
US20100116788A1 (en) * 2008-11-12 2010-05-13 Lam Research Corporation Substrate temperature control by using liquid controlled multizone substrate support
DE102009015749B3 (en) * 2009-03-31 2011-01-20 Globalfoundries Dresden Module One Llc & Co. Kg Increasing the adhesion of inter-layer dielectric materials of semiconductor devices by suppressing silicide formation at the substrate edge

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050173067A1 (en) * 2003-05-12 2005-08-11 Dong-Soo Lim Plasma etching chamber and plasma etching system using same
US20070026540A1 (en) * 2005-03-15 2007-02-01 Nooten Sebastian E V Method of forming non-conformal layers
US20090142513A1 (en) * 2006-07-11 2009-06-04 Tokyo Electron Limited Film formation method, cleaning method and film formation apparatus
US20080277064A1 (en) * 2006-12-08 2008-11-13 Tes Co., Ltd. Plasma processing apparatus
US20080156772A1 (en) * 2006-12-29 2008-07-03 Yunsang Kim Method and apparatus for wafer edge processing
US20080179297A1 (en) * 2007-01-26 2008-07-31 Lam Research Corporation Bevel etcher with gap control
US20080182412A1 (en) * 2007-01-26 2008-07-31 Lam Research Corporation Configurable bevel etcher
US20080185105A1 (en) * 2007-02-02 2008-08-07 Lam Research Corporation Apparatus for defining regions of process exclusion and process performance in a process chamber
US20080311758A1 (en) * 2007-06-14 2008-12-18 Lam Research Corporation Methods of and apparatus for protecting a region of process exlusion adjacent to a region of process performance in a process chamber
US20090014127A1 (en) * 2007-07-12 2009-01-15 Applied Materials, Inc. Systems for plasma enhanced chemical vapor deposition and bevel edge etching
US20110024399A1 (en) * 2008-04-07 2011-02-03 Charm Engineering Co., Ltd. Plasma processing apparatus and method for plasma processing
US20110146703A1 (en) * 2009-12-17 2011-06-23 Lam Research Corporation Method and apparatus for processing bevel edge

Also Published As

Publication number Publication date
WO2012054577A3 (en) 2013-10-24
CN103460347A (en) 2013-12-18
TW201234449A (en) 2012-08-16
US8501283B2 (en) 2013-08-06
CN103460347B (en) 2016-10-26
US20120094502A1 (en) 2012-04-19
KR101892310B1 (en) 2018-08-27
SG189223A1 (en) 2013-05-31
JP5982383B2 (en) 2016-08-31
TWI555070B (en) 2016-10-21
WO2012054577A2 (en) 2012-04-26
KR20130136992A (en) 2013-12-13
JP2014503986A (en) 2014-02-13

Similar Documents

Publication Publication Date Title
US8501283B2 (en) Methods for depositing bevel protective film
KR101441720B1 (en) Edge electrodes with dielectric covers
KR101896491B1 (en) Plasma etching device, and plasma etching method
JP5390846B2 (en) Plasma etching apparatus and plasma cleaning method
KR101433957B1 (en) Apparatus for the removal of a set of byproducts from a substrate edge and methods therefor
KR101854925B1 (en) Method and apparatus for processing bevel edge
KR100540052B1 (en) Plasma treating device and substrate mounting table
US20130032478A1 (en) Low sloped edge ring for plasma processing chamber
US20110011534A1 (en) Apparatus for adjusting an edge ring potential during substrate processing
EP3114703B1 (en) Method for plasma dicing a semi-conductor wafer
KR20100099219A (en) Silicon carbide focus ring for plasma etching system
JP2007012734A (en) Method and device for plasma etching
KR20160030812A (en) plasma processing equipment
WO2016167852A1 (en) Edge ring for bevel polymer reduction
JP2016522539A (en) Capacitively coupled plasma device with uniform plasma density
US8974600B2 (en) Deposit protection cover and plasma processing apparatus
JP2008060487A (en) Plasma processing apparatus
KR101098858B1 (en) Cleaning method and vacuum processing apparatus
US20170032988A1 (en) Plasma treatment apparatus
JP7482657B2 (en) CLEANING METHOD AND SEMICONDUCTOR DEVICE MANUFACTURING METHOD
JP2004047500A (en) Plasma processing apparatus and method of initializing the same
KR101559030B1 (en) Method for treating substrate
CN117795658A (en) Semiconductor chamber component with multilayer coating
CN116169050A (en) Substrate processing apparatus and substrate processing method using the same
KR20080083956A (en) Vacuum apparatus of semiconductor device manufacturing equipment

Legal Events

Date Code Title Description
AS Assignment

Owner name: LAM RESEARCH CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SHIN, NEUNGHO;CHUNG, PATRICK;KIM, YUNSANG;SIGNING DATES FROM 20130816 TO 20130819;REEL/FRAME:031418/0579

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION