US20130002916A1 - Image sensing device and image sensing system - Google Patents
Image sensing device and image sensing system Download PDFInfo
- Publication number
- US20130002916A1 US20130002916A1 US13/607,970 US201213607970A US2013002916A1 US 20130002916 A1 US20130002916 A1 US 20130002916A1 US 201213607970 A US201213607970 A US 201213607970A US 2013002916 A1 US2013002916 A1 US 2013002916A1
- Authority
- US
- United States
- Prior art keywords
- image sensing
- sensing device
- load transistors
- signal lines
- column signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/60—Noise processing, e.g. detecting, correcting, reducing or removing noise
- H04N25/67—Noise processing, e.g. detecting, correcting, reducing or removing noise applied to fixed-pattern noise, e.g. non-uniformity of response
- H04N25/671—Noise processing, e.g. detecting, correcting, reducing or removing noise applied to fixed-pattern noise, e.g. non-uniformity of response for non-uniformity detection or correction
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/71—Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors
- H04N25/75—Circuitry for providing, modifying or processing image signals from the pixel array
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
- H04N25/767—Horizontal readout lines, multiplexers or registers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N23/00—Cameras or camera modules comprising electronic image sensors; Control thereof
- H04N23/80—Camera processing pipelines; Components thereof
- H04N23/84—Camera processing pipelines; Components thereof for processing colour signals
- H04N23/843—Demosaicing, e.g. interpolating colour pixel values
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/10—Circuitry of solid-state image sensors [SSIS]; Control thereof for transforming different wavelengths into image signals
- H04N25/11—Arrangement of colour filter arrays [CFA]; Filter mosaics
- H04N25/13—Arrangement of colour filter arrays [CFA]; Filter mosaics characterised by the spectral characteristics of the filter elements
- H04N25/134—Arrangement of colour filter arrays [CFA]; Filter mosaics characterised by the spectral characteristics of the filter elements based on three different wavelength filter elements
Definitions
- the present invention relates to image sensing devices and image sensing systems.
- An image sensing device comprises a pixel array in which a plurality of pixels are arrayed in a direction along rows and a direction along columns.
- a line noise which extends in a horizontal direction (hereinafter referred to as “horizontal line noise”) sometimes occurs in images captured by image sensing devices.
- the bias voltages are transmitted from an active transistor MF to the load transistors ML(0) to ML(m).
- the gate voltages of the load transistors ML(0) to ML(m) fluctuate, and therefore the electric currents that flow in the column analog buses Bus(0) to Bus(m) also fluctuate.
- Due to this fluctuation in bias voltages proper values are not achieved for image signals, which are a difference between the reset voltages and the data voltages when capturing a bright subject, and this is a cause of horizontal line noise. That is, the more drastic the fluctuations in the voltages of the column analog buses become, that is, the brighter the brightness of a subject become, the more drastic the fluctuations in bias voltages become so that horizontal line noise increases.
- Japanese Patent Laid-Open No. 2006-128704 proposes increasing the driving force of the active transistors MF by increasing their size and electric current, and stabilizing the bias voltages. In this way, horizontal line noise can be decreased according to Japanese Patent Laid-Open No. 2006-128704.
- horizontal line noise is sometimes not decreased even when using the technique shown in Japanese Patent Laid-Open No. 2006-128704.
- horizontal line noise is still sometimes conspicuous in images obtained by capturing an object at dark times or by capturing extremely dark objects.
- horizontal line noise sometimes occurs due to a separate generation mechanism that is not described in Japanese Patent Laid-Open No. 2006-128704.
- FIG. 2 of Japanese Patent Laid-Open No. 2006-128704 when an interface state is present in a gate insulating film of the active transistors MF, that interface state captures and releases electrons and positive holes that form an electric current Ibias flowing in a channel, and therefore fluctuation (flicker noise) occurs in that electric current Ibias.
- This fluctuation in the electric current Ibias affects bias voltages that are transmitted from the active transistors MF to the load transistors ML(0) to ML(m).
- the present invention provides for suppressing horizontal line noise in an image obtained by capturing an object at a dark time or by capturing a dark object.
- An image sensing device comprising: a pixel array that is arrayed such that pixels that output signals to column signal lines constitute a plurality of rows and a plurality of columns, and in which the plurality of pixels are connected to each of the plurality of column signal lines; a plurality of readout units that read out signals from the pixel array via the plurality of column signal lines, each of the plurality of readout units including an input transistor that receives a signal that has been read out via the column signal line; and a first load transistor that supplies an electric current to the input transistor, and a plurality of first bias supply units that supply mutually different bias voltages to gates of the first load transistors at least in readout units of the plurality of readout units and arranged adjacent to each other.
- An image sensing system comprising: the image sensing device according to the first aspect of the present invention; an optical system in which an image is formed on an imaging surface of the image sensing device, and a signal processing unit that processes signals output from the image sensing device to generate image data.
- FIG. 1 is a configuration diagram of an image sensing device 100 according to a first embodiment.
- FIG. 2 is a timing chart showing an operation of the image sensing device 100 .
- FIG. 3 is a configuration diagram of a column amplifier 113 .
- FIG. 4 is a configuration diagram of an image sensing device 100 i according to a modified example of the first embodiment.
- FIG. 5 is a configuration diagram of an image sensing system in which a photoelectric conversion device according to the first embodiment is applied.
- FIG. 6 is a configuration diagram of an image sensing device 100 according to the first embodiment.
- FIG. 7 is a configuration diagram of an image sensing device 500 according to a second embodiment.
- FIG. 8 is a configuration diagram of an image sensing device 600 according to a third embodiment.
- FIG. 9 is a configuration diagram of an image sensing device 700 according to a fourth embodiment.
- FIG. 1 The description regarding an image sensing device 100 according to a first embodiment of the present invention is given using FIG. 1 .
- the image sensing device 100 comprises a pixel array PA, a vertical scanning circuit 126 , a plurality of column readout circuits (readout circuit) 111 a and 111 b , a horizontal scanning circuit 128 , and a mirror transistor 118 .
- the image sensing device 100 further comprises a plurality of mirror transistors (plurality of bias supply units) 110 a and 110 b , and a plurality of load transistors (plurality of load transistors) 109 a and 109 b.
- pixels are arrayed so as to constitute a plurality of rows and a plurality of columns.
- FIG. 1 illustrates a case where the pixel array PA is constituted by two rows and three columns, but in an actual image sensing device, the number of pixels contained in the pixel array PA is much greater (see FIG. 6 ).
- a plurality of column signal lines 107 a and 107 b which extend to a lower side (side of one end) of the pixel array PA in FIG. 1 , are connected to pixels of odd numbered columns (a portion of the columns) in the pixel array PA.
- a plurality of pixels are connected to each of the plurality of column signal lines 107 a and 107 b .
- a column signal line 140 a which extends to an upper side (side of other end) of the pixel array PA in FIG. 1 , is connected to pixels of even numbered columns (a portion of the columns) in the pixel array PA.
- a plurality of pixels are connected to the column signal line 140 a .
- a plurality of column signal lines extending to the upper side of the pixel array PA is provided in a same manner as the column signal line 140 a (as shown in FIG. 6 ).
- the vertical scanning circuit 126 scans the pixel array PA in a vertical direction (direction along the columns).
- the vertical scanning circuit 126 selects and drives the pixels of each row by supplying control signals to the pixels of each row via control lines.
- the control signals include reset signals PRES(n+1) and PRES(n) and transfer signals PTX(n+1) and PTX(n).
- the plurality of column readout circuits 111 a and 111 b read out signals from the pixels of columns connected via the column signal lines 107 a and 107 b respectively.
- the plurality of column readout circuits 111 a and 111 b correspond to the plurality of odd numbered columns (first column and third column) in the pixel array PA.
- the horizontal scanning circuit 128 scans the plurality of column readout circuits 111 a and 111 b in a horizontal direction.
- the horizontal scanning circuit 128 successively selects the column readout circuits 111 a and 111 b of each of the odd numbered columns and successively transfers the signals (S signal and N signal) read out from the pixels of each of the odd numbered columns to an output amplifier 133 .
- the output amplifier 133 generates and outputs image signals by carrying out a CDS process in which a difference between the S signal and the N signal is obtained.
- the mirror transistor 118 is short-circuited between the gate and the drain.
- the gate of the mirror transistor 118 is connected to the plurality of column readout circuits 111 a and 111 b.
- Each of the plurality of mirror transistors 110 a and 110 b is short-circuited between the gate and the drain.
- the plurality of mirror transistors 110 a and 110 b supply a bias voltage to the load transistors 109 a and 109 b .
- one load transistor 109 a is connected to the mirror transistor 110 a , but when the present embodiment is applied to a pixel array having a much greater number of columns, a plurality of load transistors may be connected to a single mirror transistor. However, note that at least load transistors arranged adjacent to each other are connected to different mirror transistors.
- the plurality of load transistors 109 a and 109 b are connected to each of the plurality of column signal lines 107 a and 107 b and determine the electric current that flows to the column signal lines 107 a and 107 b .
- the drains of the plurality of load transistors 109 a and 109 b are connected to the column signal lines 107 a and 107 b respectively and their sources are connected to a ground electric potential.
- the mirror transistor 110 a and the load transistor 109 a form a current mirror circuit.
- the load transistor 109 a enables an electric current corresponding to a drain electric current Ibias 1 a of the mirror transistor 110 a to flow in the column signal line 107 a .
- the mirror transistor 110 b and the load transistor 109 b form a current mirror circuit.
- the load transistor 109 b enables a drain electric current corresponding to a drain electric current Ibias 1 b of the mirror transistor 110 b to flow to the column signal line 107 b.
- the gate of the mirror transistor 110 a is connected to the gate of the load transistor 109 a that is connected to the column signal line 107 a .
- the gate of the mirror transistor 110 b is connected to the gate of the load transistor 109 b that is connected to the column signal line 107 b . That is, the gates of at least the load transistors 109 a and 109 b arranged adjacent to each other of the plurality of load transistors 109 a and 109 b are connected to the gates of mutually different mirror transistors of the plurality of mirror transistors 110 a and 110 b .
- the plurality of mirror transistors 110 a and 110 b supply mutually different bias voltages to the gates of at least load transistors arranged adjacent to each other of the plurality of load transistors 109 a and 109 b .
- the electric currents determined by the load transistors 109 a and 109 b arranged adjacent to each other can suppress fluctuation in a similar manner.
- an effect of electric current fluctuation as described above (or bias voltage fluctuation) appears in an image corresponding to image signals output via the column signal lines 107 a and 107 b , it is possible to ensure that the effect of the electric current fluctuation in that image is not conspicuous. That is, it is possible to suppress horizontal line noise in an image obtained by capturing an object at a dark time or by capturing a dark object.
- FIG. 1 The description of a configuration of each pixel in the pixel array PA is given using FIG. 1 .
- the configuration of a pixel P 11 is described as an example, but the configurations of other pixels are equivalent to the configuration of the pixel P 11 .
- the pixel P 11 includes a photoelectric conversion unit 102 , a transfer unit 103 , a charge-voltage converter 104 , an amplification transistor 105 , and a reset unit 106 .
- the photoelectric conversion unit 102 generates an electric charge corresponding to light.
- the photoelectric conversion unit 102 is, for example, a photodiode.
- the transfer unit 103 transfers the electric charge generated by the photoelectric conversion unit 102 to the charge-voltage converter 104 .
- the transfer unit 103 is, for example, a transfer transistor and it turns on when an active transfer signal PTX(n) is supplied to its gate such that the electric charge generated by the photoelectric conversion unit 102 is transferred to the charge-voltage converter 104 .
- the charge-voltage converter 104 converts the transferred electric charge to a voltage.
- the charge-voltage converter 104 also functions as an input unit of the amplification transistor 105 .
- the charge-voltage converter 104 is, for example, a floating diffusion region.
- the amplification transistor 105 By working as a source follower together with the load transistor 109 a , the amplification transistor 105 (amplifies and) outputs a signal corresponding to the voltage of the charge-voltage converter 104 to the column signal line 107 a .
- a power voltage VD is supplied to the drain of the amplification transistor 105 via a power supply line 108 .
- the reset unit 106 resets the charge-voltage converter 104 .
- the reset unit 106 is, for example, a reset transistor and it turns on when an active reset signal PRES(n) is supplied to its gate so as to reset the charge-voltage converter 104 .
- a power voltage VD is supplied to the drain of the reset unit (reset transistor) 106 via the power supply line 108 .
- FIG. 1 The description of a configuration of the column readout circuits 111 a and 111 b is given using FIG. 1 .
- the configuration of the column readout circuit 111 a is described as an example, but the configurations of other column readout circuits are equivalent to the configuration of the column readout circuit 111 a.
- the column readout circuit 111 a includes a column amplifier circuit (amplifier circuit) 112 and a holding circuit 130 .
- the column amplification circuit 112 includes a column amplifier 113 , an input capacitor 114 , a feedback capacitor 115 , a clamp control switch 116 , and a bias input terminal 117 .
- a reference signal VREF is input to a non-inverting input terminal 124 of the column amplifier 113 , and the input capacitor 114 is connected to an inverting input terminal 125 thereof.
- the feedback capacitor 115 and the clamp control switch 116 are connected in parallel to the inverting input terminal 125 and an output terminal 123 of the column amplifier 113 .
- the gate of the mirror transistor 118 is connected to the bias input terminal 117 of the column amplifier 113 .
- the holding circuit 130 includes transfer switches 119 n and 119 s , storage capacitors 120 n and 120 s , and transfer switches 121 n and 121 s .
- transfer switches 119 n and 119 s By turning on/off the transfer switch 119 n , the output terminal 123 of the column amplifier 113 and the storage capacitor 120 n are connected/disconnected.
- transfer switch 119 s By turning on/off the transfer switch 119 s , the output terminal 123 of the column amplifier 113 and the storage capacitor 120 s are connected/disconnected.
- the transfer switch 121 n By turning on/off the transfer switch 121 n , the storage capacitor 120 n and an output line 122 n are connected/disconnected.
- the transfer switch 121 s By turning on/off the transfer switch 121 s , the storage capacitor 120 s and an output line 122 s are connected/disconnected.
- FIG. 3 is a configuration diagram of the column amplifier 113 .
- the configuration of the column amplifier 113 contained in the column readout circuit 111 a is described as an example, but the configurations of other column amplifiers contained in the column readout circuits are equivalent to the configuration of the column amplifier 113 contained in the column readout circuit 111 a.
- the column amplifier 113 is, for example, a differential amplifier circuit in which N-channel type MOS transistors are used as input transistors.
- the column amplifier 113 includes input transistors 301 and 302 , a load transistor 303 , and transistors 304 and 305 .
- the input transistor 301 is an N-channel type MOS transistor, and its gate is connected to a non-inverting input terminal 124 (see FIG. 1 ).
- the input transistor 302 receives a reference signal VREF.
- the input transistor 302 is an N-channel type MOS transistor, and its gate is connected to an inverting input terminal 125 (see FIG. 1 ) and its drain is connected to the output terminal 123 (see FIG. 1 ).
- the input transistor 302 receives signals that have been read out via the column signal line 107 a.
- the gate of the load transistor 303 is connected to the bias input terminal 117 (see FIG. 1 ).
- the load transistor 303 determines the electric current that flows through the input transistors 301 and 302 corresponding to the bias voltage supplied to its gate via the bias input terminal 117 .
- the load transistor 303 enables an electric current corresponding to a drain electric current Ibias 2 of the mirror transistor 118 to flow through the input transistors 301 and 302 .
- the back-gates of the input transistors 301 and 302 and the load transistor 303 are connected to a GND electric potential via common wiring.
- a transistor 304 is a P-channel type MOS transistor, and is short-circuited between its gate and drain.
- a transistor 305 is a P-channel type MOS transistor. The transistor 304 and the transistor 305 form a current mirror circuit. The back-gates of the transistor 304 and 305 are connected to a power source VDD.
- FIG. 2 is a timing chart showing an operation of the image sensing device 100 .
- the description is centered on an operation relating to pixels of odd numbered columns in the pixel array PA, an operation relating to pixels of even numbered columns is also the similar.
- Row selection operations in the image sensing device 100 according to the present embodiment are carried out by controlling a gate electric potential of the amplification transistor 105 of FIG. 1 .
- row selection operations are carried out by lowering the gate electric potential of the amplification transistor 105 of non-selected rows and raising the gate electric potential of the amplification transistor 105 of selected rows.
- the column signal line 107 a serves as an output node of a source follower circuit formed by the amplification transistor 105 and the load transistor 109 a of the selected rows.
- the gate of the load transistor 109 a is connected to the gate and the drain of the mirror transistor 110 a , and an electric current in accordance with the electric current Ibias 1 a that flows through the mirror transistor 110 a flows in the column signal line 107 a.
- the column signal line 107 b serves as an output node of a source follower circuit formed by the amplification transistors 105 of the selected rows and the load transistor 109 b .
- the gate of the load transistor 109 b is connected to the gate and the drain of the mirror transistor 110 b , and an electric current in accordance with the electric current Ibias 1 b that flows through the mirror transistor 110 b flows in the column signal line 107 b.
- the amplification transistor 105 of the selected rows is activated and the amplification transistors 105 of the non-selected rows is deactivated, and therefore the column signal lines 107 a and 107 b are given an electric potential in accordance with the electric potential of the charge-voltage converter 104 of the selected rows.
- the reset signal PRES(n) and PRES(n+1) of all the rows are high due to control of the vertical scanning circuit 126 .
- the charge-voltage converters 104 of all pixels are reset to a low level via the power supply line 108 and the reset unit (reset transistor) 106 of each of the pixels P 11 .
- An electric potential level VD of the power supply line 108 at this time is in low level.
- the reset signal PRES(n+1) of rows excluding the selected row (n-th row) becomes low level.
- the electric potential level VD of the power supply line 108 becomes high level, and then the charge-voltage converters 104 of the selected row are reset to a high level. Further still, the reset signal PRES(n) becomes low level.
- a noise signal corresponding to a state in which the charge-voltage converter 104 has been reset is read out to the column signal line 107 a.
- a signal PCLMP becomes high level.
- the inverting input terminal 125 and the output terminal 123 of the column amplifier 113 are short-circuited, and the output terminal 123 is clamped at the VREF electric potential.
- the output signal of the column amplifier 113 at this time is read out to the storage capacitor 120 n via the transfer switch 119 n by setting the signal PTN to high level.
- the output signal that is read out at this point is handled as an N signal.
- the N signal is a signal in which the offset of the column amplifier 113 is included.
- the transfer unit (transfer transistor) 103 is turned on for a predetermined period by a transfer pulse PTX(n) (e.g. PTX( 1 )), and the charge-voltage converter 104 converts the transferred charge to a voltage.
- the amplification transistor 105 outputs a signal (optical signal) corresponding to the voltage of the charge-voltage converter 104 to the column signal line 107 .
- the signal PCLMP is low, and a signal which is obtained by reducing, from the optical signal, the noise signal component corresponding to the state in which the charge-voltage converter 104 has been reset, is input to the column amplifier 113 .
- the column amplifier 113 generates an S signal in which a voltage component, to which an inverse gain has been applied with respect to the noise-reduced optical signal, is superimposed on the N signal (offset of the column amp). Following this, the signal PTS becomes high, and the S signal corresponding to the optical signal is read out to the storage capacitor 120 s via the transfer switch 119 s.
- a horizontal transfer operation is carried out in a horizontal scanning period HT 1 ( n ). That is, the N signals and S signals of columns selected by the horizontal scanning circuit 128 are transferred sequentially from the column readout circuits 111 a and 111 b of each column to the output lines 122 n and 122 s .
- the output amplifier 133 generates and outputs an image signal of a pixel on the n-th row, in which the offset of the column amplifier has been removed, by carrying out CDS processing in which a difference between the transferred N signal and S signal is obtained.
- image signals of all the pixels in the pixel array PA are generated and output.
- two mirror transistors 110 a and 110 b are provided.
- the two mirror transistors are alternately connected to the load transistors connected to the pixel output lines that are read out on an upper side (or lower side).
- the effect of electric current fluctuation (bias voltage fluctuation) of the mirror transistors 110 a and 110 b can be caused to vary between signals transmitted by column signal lines that are adjacent to each other. That is, the signals of pixels adjacent to each other in odd numbered columns (or even numbered columns) have different fluctuation effects and horizontal line noise is greatly reduced.
- the column signal lines may extend to only one side with respect to the pixel array PA as shown in FIG. 4 .
- a gate of a load transistor 149 ai which is connected to a column signal line 140 ai connected to pixels of even numbered columns, is connected to a gate of the mirror transistor 110 b .
- gates of the load transistors 109 a and 109 bi which are connected to the column signal lines 107 a and 107 b connected to pixels of odd numbered columns, are connected to a gate of the mirror transistor 111 a.
- FIG. 5 shows an example of an image sensing system in which an image sensing device according to the present invention has been applied.
- an image sensing system 90 mainly comprises an optical system, the image sensing device 100 , and a signal processing unit.
- the optical system mainly comprises a shutter 91 , a lens 92 , and a stop 93 .
- the signal processing unit mainly comprises an sensed signal processing circuit 95 , an A/D converter 96 , an image signal processing unit 97 , a memory unit 87 , an external I/F unit 89 , a timing generation unit 98 , an overall control and arithmetic unit 99 , a recording medium 88 , and a recording medium control I/F unit 94 . It should be noted that the signal processing unit does not necessarily comprise the recording medium 88 .
- the shutter 91 is arranged on an optical path in front of the lens 92 and controls the exposure.
- the lens 92 refracts light that has entered to form an image of an object on the pixel array (imaging surface) of the image sensing device 100 .
- the stop 93 is arranged on the optical path between the lens 92 and the image sensing device 100 , and adjusts an amount of light that is guided to the image sensing device 100 after passing through the lens 92 .
- the image sensing device 100 converts the image of the object formed on the pixel array to image signals.
- the image sensing device 100 reads out the image signals from the pixel array and outputs the image signals.
- the sensed signal processing circuit 95 is connected to the image sensing device 100 and processes the image signals that are output from the image sensing device 100 .
- the A/D converter 96 is connected to the sensed signal processing circuit 95 , and converts the image signals (analog signals) that have been output after processing from the sensed signal processing circuit 95 to digital signals.
- the image signal processing unit 97 is connected to the A/D converter 96 , and carries out arithmetic processing such as various kinds of corrections on the image signals (digital signals) output from the A/D converter 96 to generate image data.
- This image data is supplied to the memory unit 87 , the external I/F unit 89 , the overall control and arithmetic unit 99 , the recording medium control I/F unit 94 , and the like.
- the memory unit 87 is connected to the image signal processing unit 97 , and stores image data that has been output from the image signal processing unit 97 .
- the external I/F unit 89 is connected to the image signal processing unit 97 . In this way, image data that has been output from the image signal processing unit 97 is transferred to external devices (personal computers and the like) via the external I/F unit 89 .
- the timing generation unit 98 is connected to the image sensing device 100 , the sensed signal processing circuit 95 , the A/D converter 96 , and the image signal processing unit 97 . In this way, timing signals are supplied to the image sensing device 100 , the sensed signal processing circuit 95 , the A/D converter 96 , and the image signal processing unit 97 . And the image sensing device 100 , the sensed signal processing circuit 95 , the A/D converter 96 , and the image signal processing unit 97 operate in synchronization with the timing signals.
- the overall control and arithmetic unit 99 is connected to the timing generation unit 98 , the image signal processing unit 97 , and the recording medium control I/F unit 94 , and performs overall control of the timing generation unit 98 , the image signal processing unit 97 , and the recording medium control I/F unit 94 .
- the recording medium 88 is detachably connected to the recording medium control I/F unit 94 . In this way, image data that has been output from the image signal processing unit 97 is recorded to the recording medium 88 via the recording medium control I/F unit 94 .
- FIG. 7 is a configuration diagram of the image sensing device 500 according to the second embodiment of the present invention.
- the image sensing device 500 comprises a plurality of load transistors 509 a to 509 p , a plurality of column readout circuits 511 a to 511 p , a mirror transistor 510 , and a plurality of mirror transistors 518 a and 518 b.
- Each of the gates of the load transistors 509 a to 509 p is connected to the gate of the mirror transistor 510 .
- the two mirror transistors 518 a and 518 b are alternately connected to the column readout circuits 511 a to 511 p connected to the column signal lines 107 a to 107 p extending to a lower side of the pixel array PA. That is, the gates (bias input terminals 517 ) of the load transistors 303 inside at least the column readout circuits arranged adjacent to each other in the plurality of column readout circuits 511 a to 511 p are connected to the gates of mutually different mirror transistors. For example, the load transistor 303 (see FIG.
- the column readout circuit 511 a determines an electric current corresponding to a drain electric current Ibias 2 a of the mirror transistor 518 a that is to flow through the input transistors 301 and 302 . Furthermore, for example, the load transistor 303 of the column readout circuit 511 b determines an electric current corresponding to a drain electric current Ibias 2 b of the mirror transistor 518 b that is to flow through the input transistors 301 and 302 (see FIG. 3 ). In this way, the electric currents determined by the load transistors 303 arranged adjacent to each other can suppress fluctuation in a similar manner.
- the second embodiment can achieve a large effect when noises originating in the mirror transistors connected to the column readout circuits 511 a to 511 p is larger than noises originating in the mirror transistors connected to the load transistors 509 a to 509 p.
- FIG. 8 is a configuration diagram of the image sensing device 600 according to the third embodiment of the present invention.
- the image sensing device 600 comprises a plurality of column readout circuits 611 a to 611 p and a plurality of mirror transistors (a plurality of first bias supply units) 618 a and 618 b.
- Each of the plurality of column readout circuits 611 a to 611 p includes a load transistor (first load transistor) 303 .
- the two mirror transistors 618 a and 618 b are alternately connected to the column readout circuits 611 a to 611 p respectively connected to the column signal lines 107 a to 107 p extending to a lower side of the pixel array PA. That is, the gates (bias input terminals 617 ) of at least the load transistors 303 arranged adjacent to each other of the plurality of load transistors 303 are connected to the gates of mutually different mirror transistors of the plurality of mirror transistors 618 a and 618 b .
- the third embodiment can achieve a large effect when noises originating in the mirror transistors connected to the load transistors 109 a to 109 p and noises originating in the mirror transistors connected to the column readout circuits 611 a to 611 p are equivalent.
- FIG. 9 is a configuration diagram of the image sensing device 700 according to the fourth embodiment of the present invention.
- the image sensing device 700 is a single-chip color image sensing device commonly used in digital cameras and the like.
- the image sensing device 700 comprises a pixel array PA 700 .
- a plurality of pixels P 11 to Pmn in the pixel array PA 700 further include color filters CF 11 to CFmn respectively.
- the color filters CF 11 to CFmn transmit light of some wavelength in a visible region so that light of that wavelength enters into the photoelectric conversion unit 102 .
- an image signal of each pixel has information regarding only one type of color. Accordingly, as described in an example of Japanese Patent Laid-Open No. 2000-287219, a color image in which all the colors (for example, RGB) of all the pixels are available can be generated by performing interpolation on image data corresponding to image signals output from the image sensing device using information (image data) of nearby pixels. In single-chip color image sensing devices, it is known that the effect of horizontal line noise is accentuated since a certain pixel contains information of nearby pixels.
- the color filters in the plurality of pixels in which signals are read out in a same period by column readout circuits among the plurality of column readout circuits 111 a to 111 p and arranged adjacent to each other transmit light of a same wavelength range (same color).
- a color filter CF 11 of the pixel P 11 and a color filter CF 13 of the pixel P 13 transmit light of a wavelength corresponding to the same color (B).
- the gates of at least the load transistors 109 a and 109 b arranged adjacent to each other in the plurality of load transistors 109 a and 109 b are connected to the gates of mutually different mirror transistors of the plurality of mirror transistors 110 a and 110 b .
- the effects of electric current fluctuation may vary between the B pixels P 11 and P 13 to the left and right of the G 2 pixel P 12 for example, and therefore the horizontal line noise in the G 2 pixel P 12 can be reduced by performing interpolation processing using information of nearby pixels.
- interpolation processing is carried out using information of nearby pixels, it is possible to suppress horizontal line noise in an image obtained by capturing an object at a dark time or by capturing a dark object. Accordingly, it is possible to improve image quality.
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Transforming Light Signals Into Electric Signals (AREA)
- Solid State Image Pick-Up Elements (AREA)
Abstract
An image sensing device comprises: a pixel array that is arrayed such that pixels that output signals to column signal lines constitute a plurality of rows and a plurality of columns, and in which the plurality of pixels are connected to each of the plurality of column signal lines; a plurality of readout units that read out signals from the pixel array via the plurality of column signal lines, each of the plurality of readout units including an input transistor that receives a signal that has been read out via the column signal line; and a first load transistor that supplies an electric current to the input transistor, and a plurality of first bias supply units that supply mutually different bias voltages to gates of the first load transistors at least in readout units of the plurality of readout units and arranged adjacent to each other.
Description
- 1. Field of the Invention
- The present invention relates to image sensing devices and image sensing systems.
- 2. Description of the Related Art
- An image sensing device comprises a pixel array in which a plurality of pixels are arrayed in a direction along rows and a direction along columns. A line noise which extends in a horizontal direction (hereinafter referred to as “horizontal line noise”) sometimes occurs in images captured by image sensing devices.
- Specifically, horizontal line noise sometimes occurs due to a generation mechanism shown in Japanese Patent Laid-Open No. 2006-128704. As shown in FIG. 2 of Japanese Patent Laid-Open No. 2006-128704, parasitic overlap capacitances CP(0) to CP(m) are formed between gates of load transistors ML(0) to ML(m) and column analog buses Bus (0) to Bus(m). When a data voltage is read out after a reset voltage has been read out from the pixels to the column analog buses Bus(0) to Bus(m) to carry out CDS processing, the voltages of the column analog buses Bus(0) to Bus(m) change from the reset voltage to the data voltage. This change in voltage affects the bias voltages via the overlap capacitances CP(0) to CP(m). The bias voltages are transmitted from an active transistor MF to the load transistors ML(0) to ML(m). In this way, the gate voltages of the load transistors ML(0) to ML(m) fluctuate, and therefore the electric currents that flow in the column analog buses Bus(0) to Bus(m) also fluctuate. Due to this fluctuation in bias voltages, proper values are not achieved for image signals, which are a difference between the reset voltages and the data voltages when capturing a bright subject, and this is a cause of horizontal line noise. That is, the more drastic the fluctuations in the voltages of the column analog buses become, that is, the brighter the brightness of a subject become, the more drastic the fluctuations in bias voltages become so that horizontal line noise increases.
- In respect to these issues, Japanese Patent Laid-Open No. 2006-128704 proposes increasing the driving force of the active transistors MF by increasing their size and electric current, and stabilizing the bias voltages. In this way, horizontal line noise can be decreased according to Japanese Patent Laid-Open No. 2006-128704.
- It should be noted that in the technique shown in Japanese Patent Laid-Open No. 2006-128704, the sizes of the load transistors ML(0) to ML(m) are kept the same as conventional sizes. According to Japanese Patent Laid-Open No. 2006-128704, this is to suppress decrease in the dynamic range of the pixels due to increased electric currents of the analog buses.
- However, horizontal line noise is sometimes not decreased even when using the technique shown in Japanese Patent Laid-Open No. 2006-128704. For example, even when using the technique shown in Japanese Patent Laid-Open No. 2006-128704, horizontal line noise is still sometimes conspicuous in images obtained by capturing an object at dark times or by capturing extremely dark objects.
- Specifically, horizontal line noise sometimes occurs due to a separate generation mechanism that is not described in Japanese Patent Laid-Open No. 2006-128704. As shown in FIG. 2 of Japanese Patent Laid-Open No. 2006-128704, when an interface state is present in a gate insulating film of the active transistors MF, that interface state captures and releases electrons and positive holes that form an electric current Ibias flowing in a channel, and therefore fluctuation (flicker noise) occurs in that electric current Ibias. This fluctuation in the electric current Ibias affects bias voltages that are transmitted from the active transistors MF to the load transistors ML(0) to ML(m). In this way, the gate voltages of the load transistors ML(0) to ML(m) fluctuate, and therefore electric currents Ibias*x that flow to the column analog buses Bus(0) to Bus(m) also fluctuate. In response to this, the values of the reset voltages and data voltages that are read out from the pixels to the column analog buses Bus(0) to Bus(m) fluctuate undesirably. Due to this fluctuation in bias voltages, proper values (substantially zero) are not achieved for image signals, which are a difference between the reset voltages and the data voltages when a subject is captured in a state close to no signal, that is, when capturing an object at a dark time or capturing an extremely dark object, and this is a cause of horizontal line noise.
- The present invention provides for suppressing horizontal line noise in an image obtained by capturing an object at a dark time or by capturing a dark object.
- An image sensing device according to a first aspect of the present invention comprising: a pixel array that is arrayed such that pixels that output signals to column signal lines constitute a plurality of rows and a plurality of columns, and in which the plurality of pixels are connected to each of the plurality of column signal lines; a plurality of readout units that read out signals from the pixel array via the plurality of column signal lines, each of the plurality of readout units including an input transistor that receives a signal that has been read out via the column signal line; and a first load transistor that supplies an electric current to the input transistor, and a plurality of first bias supply units that supply mutually different bias voltages to gates of the first load transistors at least in readout units of the plurality of readout units and arranged adjacent to each other.
- An image sensing system according to a second aspect of the present invention comprising: the image sensing device according to the first aspect of the present invention; an optical system in which an image is formed on an imaging surface of the image sensing device, and a signal processing unit that processes signals output from the image sensing device to generate image data.
- With the present invention, it is possible to suppress horizontal line noise in an image obtained by capturing an object at a dark time or by capturing a dark object.
- Further features of the present invention will become apparent from the following description of exemplary embodiments with reference to the attached drawings.
-
FIG. 1 is a configuration diagram of animage sensing device 100 according to a first embodiment. -
FIG. 2 is a timing chart showing an operation of theimage sensing device 100. -
FIG. 3 is a configuration diagram of acolumn amplifier 113. -
FIG. 4 is a configuration diagram of animage sensing device 100 i according to a modified example of the first embodiment. -
FIG. 5 is a configuration diagram of an image sensing system in which a photoelectric conversion device according to the first embodiment is applied. -
FIG. 6 is a configuration diagram of animage sensing device 100 according to the first embodiment. -
FIG. 7 is a configuration diagram of animage sensing device 500 according to a second embodiment. -
FIG. 8 is a configuration diagram of animage sensing device 600 according to a third embodiment. -
FIG. 9 is a configuration diagram of animage sensing device 700 according to a fourth embodiment. - The description regarding an
image sensing device 100 according to a first embodiment of the present invention is given usingFIG. 1 . - The
image sensing device 100 comprises a pixel array PA, avertical scanning circuit 126, a plurality of column readout circuits (readout circuit) 111 a and 111 b, ahorizontal scanning circuit 128, and amirror transistor 118. Theimage sensing device 100 further comprises a plurality of mirror transistors (plurality of bias supply units) 110 a and 110 b, and a plurality of load transistors (plurality of load transistors) 109 a and 109 b. - In the pixel array PA, pixels are arrayed so as to constitute a plurality of rows and a plurality of columns. In order to simplify description,
FIG. 1 illustrates a case where the pixel array PA is constituted by two rows and three columns, but in an actual image sensing device, the number of pixels contained in the pixel array PA is much greater (seeFIG. 6 ). A plurality ofcolumn signal lines FIG. 1 , are connected to pixels of odd numbered columns (a portion of the columns) in the pixel array PA. A plurality of pixels are connected to each of the plurality ofcolumn signal lines column signal line 140 a, which extends to an upper side (side of other end) of the pixel array PA inFIG. 1 , is connected to pixels of even numbered columns (a portion of the columns) in the pixel array PA. A plurality of pixels are connected to thecolumn signal line 140 a. When the number of columns in the pixel array PA is four or more, a plurality of column signal lines extending to the upper side of the pixel array PA is provided in a same manner as thecolumn signal line 140 a (as shown inFIG. 6 ). - The
vertical scanning circuit 126 scans the pixel array PA in a vertical direction (direction along the columns). Thevertical scanning circuit 126 selects and drives the pixels of each row by supplying control signals to the pixels of each row via control lines. The control signals include reset signals PRES(n+1) and PRES(n) and transfer signals PTX(n+1) and PTX(n). - Connected to the
column signal lines FIG. 6 ), which extend to the lower side of the pixel array PA, are the respectivelycorresponding load transistors column signal lines 140 a and so on (140 a to 140 p shown inFIG. 6 ), which extend to the upper side of the pixel array PA, are a plurality of load transistors (not shown in drawings) and a plurality of column readout circuits (second readout unit group, not shown in drawings). Furthermore, mirror transistors (not shown in drawings) are connected to the plurality of load transistors and the plurality of column readout circuits respectively. - The plurality of
column readout circuits column signal lines column readout circuits - The
horizontal scanning circuit 128 scans the plurality ofcolumn readout circuits horizontal scanning circuit 128 successively selects thecolumn readout circuits output amplifier 133. Theoutput amplifier 133 generates and outputs image signals by carrying out a CDS process in which a difference between the S signal and the N signal is obtained. - The
mirror transistor 118 is short-circuited between the gate and the drain. The gate of themirror transistor 118 is connected to the plurality ofcolumn readout circuits - Each of the plurality of
mirror transistors mirror transistors load transistors FIG. 1 , oneload transistor 109 a is connected to themirror transistor 110 a, but when the present embodiment is applied to a pixel array having a much greater number of columns, a plurality of load transistors may be connected to a single mirror transistor. However, note that at least load transistors arranged adjacent to each other are connected to different mirror transistors. The plurality ofload transistors column signal lines column signal lines load transistors column signal lines - The
mirror transistor 110 a and theload transistor 109 a form a current mirror circuit. In this way, theload transistor 109 a enables an electric current corresponding to a drain electric current Ibias1 a of themirror transistor 110 a to flow in thecolumn signal line 107 a. Furthermore, themirror transistor 110 b and theload transistor 109 b form a current mirror circuit. In this way, theload transistor 109 b enables a drain electric current corresponding to a drain electric current Ibias1 b of themirror transistor 110 b to flow to thecolumn signal line 107 b. - Here, the gate of the
mirror transistor 110 a is connected to the gate of theload transistor 109 a that is connected to thecolumn signal line 107 a. And the gate of themirror transistor 110 b is connected to the gate of theload transistor 109 b that is connected to thecolumn signal line 107 b. That is, the gates of at least theload transistors load transistors mirror transistors mirror transistors load transistors load transistors column signal lines - The description of a configuration of each pixel in the pixel array PA is given using
FIG. 1 . Hereinafter, the configuration of a pixel P11 is described as an example, but the configurations of other pixels are equivalent to the configuration of the pixel P11. - The pixel P11 includes a photoelectric conversion unit 102, a
transfer unit 103, a charge-voltage converter 104, anamplification transistor 105, and areset unit 106. - The photoelectric conversion unit 102 generates an electric charge corresponding to light. The photoelectric conversion unit 102 is, for example, a photodiode.
- The
transfer unit 103 transfers the electric charge generated by the photoelectric conversion unit 102 to the charge-voltage converter 104. Thetransfer unit 103 is, for example, a transfer transistor and it turns on when an active transfer signal PTX(n) is supplied to its gate such that the electric charge generated by the photoelectric conversion unit 102 is transferred to the charge-voltage converter 104. - The charge-voltage converter 104 converts the transferred electric charge to a voltage. The charge-voltage converter 104 also functions as an input unit of the
amplification transistor 105. The charge-voltage converter 104 is, for example, a floating diffusion region. - By working as a source follower together with the
load transistor 109 a, the amplification transistor 105 (amplifies and) outputs a signal corresponding to the voltage of the charge-voltage converter 104 to thecolumn signal line 107 a. A power voltage VD is supplied to the drain of theamplification transistor 105 via apower supply line 108. - The
reset unit 106 resets the charge-voltage converter 104. Thereset unit 106 is, for example, a reset transistor and it turns on when an active reset signal PRES(n) is supplied to its gate so as to reset the charge-voltage converter 104. A power voltage VD is supplied to the drain of the reset unit (reset transistor) 106 via thepower supply line 108. - The description of a configuration of the
column readout circuits FIG. 1 . Hereinafter, the configuration of thecolumn readout circuit 111 a is described as an example, but the configurations of other column readout circuits are equivalent to the configuration of thecolumn readout circuit 111 a. - The
column readout circuit 111 a includes a column amplifier circuit (amplifier circuit) 112 and a holdingcircuit 130. - The
column amplification circuit 112 includes acolumn amplifier 113, aninput capacitor 114, afeedback capacitor 115, aclamp control switch 116, and abias input terminal 117. A reference signal VREF is input to anon-inverting input terminal 124 of thecolumn amplifier 113, and theinput capacitor 114 is connected to an invertinginput terminal 125 thereof. Furthermore, thefeedback capacitor 115 and theclamp control switch 116 are connected in parallel to the invertinginput terminal 125 and anoutput terminal 123 of thecolumn amplifier 113. The gate of themirror transistor 118 is connected to thebias input terminal 117 of thecolumn amplifier 113. - The holding
circuit 130 includes transfer switches 119 n and 119 s,storage capacitors switches transfer switch 119 n, theoutput terminal 123 of thecolumn amplifier 113 and thestorage capacitor 120 n are connected/disconnected. By turning on/off thetransfer switch 119 s, theoutput terminal 123 of thecolumn amplifier 113 and thestorage capacitor 120 s are connected/disconnected. By turning on/off thetransfer switch 121 n, thestorage capacitor 120 n and anoutput line 122 n are connected/disconnected. By turning on/off thetransfer switch 121 s, thestorage capacitor 120 s and anoutput line 122 s are connected/disconnected. - The description of a configuration of the
column amplifier 113 is given usingFIG. 3 .FIG. 3 is a configuration diagram of thecolumn amplifier 113. Hereinafter, the configuration of thecolumn amplifier 113 contained in thecolumn readout circuit 111 a is described as an example, but the configurations of other column amplifiers contained in the column readout circuits are equivalent to the configuration of thecolumn amplifier 113 contained in thecolumn readout circuit 111 a. - The
column amplifier 113 is, for example, a differential amplifier circuit in which N-channel type MOS transistors are used as input transistors. Thecolumn amplifier 113 includesinput transistors load transistor 303, andtransistors - The
input transistor 301 is an N-channel type MOS transistor, and its gate is connected to a non-inverting input terminal 124 (seeFIG. 1 ). Theinput transistor 302 receives a reference signal VREF. Theinput transistor 302 is an N-channel type MOS transistor, and its gate is connected to an inverting input terminal 125 (seeFIG. 1 ) and its drain is connected to the output terminal 123 (seeFIG. 1 ). Theinput transistor 302 receives signals that have been read out via thecolumn signal line 107 a. - The gate of the
load transistor 303 is connected to the bias input terminal 117 (seeFIG. 1 ). Theload transistor 303 determines the electric current that flows through theinput transistors bias input terminal 117. Theload transistor 303 enables an electric current corresponding to a drain electric current Ibias2 of themirror transistor 118 to flow through theinput transistors - Here, the back-gates of the
input transistors load transistor 303 are connected to a GND electric potential via common wiring. - A
transistor 304 is a P-channel type MOS transistor, and is short-circuited between its gate and drain. Atransistor 305 is a P-channel type MOS transistor. Thetransistor 304 and thetransistor 305 form a current mirror circuit. The back-gates of thetransistor - The description of an operation of the
image sensing device 100 is given usingFIG. 2 .FIG. 2 is a timing chart showing an operation of theimage sensing device 100. Hereinafter, although the description is centered on an operation relating to pixels of odd numbered columns in the pixel array PA, an operation relating to pixels of even numbered columns is also the similar. - Row selection operations in the
image sensing device 100 according to the present embodiment are carried out by controlling a gate electric potential of theamplification transistor 105 ofFIG. 1 . For example, row selection operations are carried out by lowering the gate electric potential of theamplification transistor 105 of non-selected rows and raising the gate electric potential of theamplification transistor 105 of selected rows. - The
column signal line 107 a serves as an output node of a source follower circuit formed by theamplification transistor 105 and theload transistor 109 a of the selected rows. The gate of theload transistor 109 a is connected to the gate and the drain of themirror transistor 110 a, and an electric current in accordance with the electric current Ibias1 a that flows through themirror transistor 110 a flows in thecolumn signal line 107 a. - The
column signal line 107 b serves as an output node of a source follower circuit formed by theamplification transistors 105 of the selected rows and theload transistor 109 b. The gate of theload transistor 109 b is connected to the gate and the drain of themirror transistor 110 b, and an electric current in accordance with the electric current Ibias1 b that flows through themirror transistor 110 b flows in thecolumn signal line 107 b. - The
amplification transistor 105 of the selected rows is activated and theamplification transistors 105 of the non-selected rows is deactivated, and therefore thecolumn signal lines - In a first part of a pixel readout period RT1(n) shown in
FIG. 2 , the reset signal PRES(n) and PRES(n+1) of all the rows are high due to control of thevertical scanning circuit 126. At this time, the charge-voltage converters 104 of all pixels are reset to a low level via thepower supply line 108 and the reset unit (reset transistor) 106 of each of the pixels P11. An electric potential level VD of thepower supply line 108 at this time is in low level. - In a second part of the pixel readout period RT1(n), the reset signal PRES(n+1) of rows excluding the selected row (n-th row) becomes low level. After this, the electric potential level VD of the
power supply line 108 becomes high level, and then the charge-voltage converters 104 of the selected row are reset to a high level. Further still, the reset signal PRES(n) becomes low level. At this time, a noise signal corresponding to a state in which the charge-voltage converter 104 has been reset is read out to thecolumn signal line 107 a. - While the noise signal corresponding to a state in which the charge-voltage converter 104 has been reset is read out to the
column signal line 107 a, a signal PCLMP becomes high level. In this way, the invertinginput terminal 125 and theoutput terminal 123 of thecolumn amplifier 113 are short-circuited, and theoutput terminal 123 is clamped at the VREF electric potential. The output signal of thecolumn amplifier 113 at this time is read out to thestorage capacitor 120 n via thetransfer switch 119 n by setting the signal PTN to high level. The output signal that is read out at this point is handled as an N signal. The N signal is a signal in which the offset of thecolumn amplifier 113 is included. After this, the transfer unit (transfer transistor) 103 is turned on for a predetermined period by a transfer pulse PTX(n) (e.g. PTX(1)), and the charge-voltage converter 104 converts the transferred charge to a voltage. Theamplification transistor 105 outputs a signal (optical signal) corresponding to the voltage of the charge-voltage converter 104 to the column signal line 107. At this time, the signal PCLMP is low, and a signal which is obtained by reducing, from the optical signal, the noise signal component corresponding to the state in which the charge-voltage converter 104 has been reset, is input to thecolumn amplifier 113. Thecolumn amplifier 113 generates an S signal in which a voltage component, to which an inverse gain has been applied with respect to the noise-reduced optical signal, is superimposed on the N signal (offset of the column amp). Following this, the signal PTS becomes high, and the S signal corresponding to the optical signal is read out to thestorage capacitor 120 s via thetransfer switch 119 s. - A horizontal transfer operation is carried out in a horizontal scanning period HT1(n). That is, the N signals and S signals of columns selected by the
horizontal scanning circuit 128 are transferred sequentially from thecolumn readout circuits output lines output amplifier 133 generates and outputs an image signal of a pixel on the n-th row, in which the offset of the column amplifier has been removed, by carrying out CDS processing in which a difference between the transferred N signal and S signal is obtained. - By sequentially scanning the rows selected by the
vertical scanning circuit 126 and repeating the above-described pixel readout operation, image signals of all the pixels in the pixel array PA are generated and output. - As described above, in the present embodiment, two
mirror transistors mirror transistors mirror transistors - It should be noted that an example was shown in which the two
mirror transistors - Furthermore, in an
image sensing device 100 i, the column signal lines may extend to only one side with respect to the pixel array PA as shown inFIG. 4 . In this case, a gate of a load transistor 149 ai, which is connected to a column signal line 140 ai connected to pixels of even numbered columns, is connected to a gate of themirror transistor 110 b. Furthermore, gates of theload transistors 109 a and 109 bi, which are connected to thecolumn signal lines mirror transistor 111 a. -
FIG. 5 shows an example of an image sensing system in which an image sensing device according to the present invention has been applied. - As shown in
FIG. 5 , animage sensing system 90 mainly comprises an optical system, theimage sensing device 100, and a signal processing unit. The optical system mainly comprises ashutter 91, alens 92, and astop 93. The signal processing unit mainly comprises an sensedsignal processing circuit 95, an A/D converter 96, an imagesignal processing unit 97, amemory unit 87, an external I/F unit 89, atiming generation unit 98, an overall control andarithmetic unit 99, arecording medium 88, and a recording medium control I/F unit 94. It should be noted that the signal processing unit does not necessarily comprise therecording medium 88. - The
shutter 91 is arranged on an optical path in front of thelens 92 and controls the exposure. - The
lens 92 refracts light that has entered to form an image of an object on the pixel array (imaging surface) of theimage sensing device 100. - The
stop 93 is arranged on the optical path between thelens 92 and theimage sensing device 100, and adjusts an amount of light that is guided to theimage sensing device 100 after passing through thelens 92. - The
image sensing device 100 converts the image of the object formed on the pixel array to image signals. Theimage sensing device 100 reads out the image signals from the pixel array and outputs the image signals. - The sensed
signal processing circuit 95 is connected to theimage sensing device 100 and processes the image signals that are output from theimage sensing device 100. - The A/
D converter 96 is connected to the sensedsignal processing circuit 95, and converts the image signals (analog signals) that have been output after processing from the sensedsignal processing circuit 95 to digital signals. - The image
signal processing unit 97 is connected to the A/D converter 96, and carries out arithmetic processing such as various kinds of corrections on the image signals (digital signals) output from the A/D converter 96 to generate image data. This image data is supplied to thememory unit 87, the external I/F unit 89, the overall control andarithmetic unit 99, the recording medium control I/F unit 94, and the like. - The
memory unit 87 is connected to the imagesignal processing unit 97, and stores image data that has been output from the imagesignal processing unit 97. - The external I/
F unit 89 is connected to the imagesignal processing unit 97. In this way, image data that has been output from the imagesignal processing unit 97 is transferred to external devices (personal computers and the like) via the external I/F unit 89. - The
timing generation unit 98 is connected to theimage sensing device 100, the sensedsignal processing circuit 95, the A/D converter 96, and the imagesignal processing unit 97. In this way, timing signals are supplied to theimage sensing device 100, the sensedsignal processing circuit 95, the A/D converter 96, and the imagesignal processing unit 97. And theimage sensing device 100, the sensedsignal processing circuit 95, the A/D converter 96, and the imagesignal processing unit 97 operate in synchronization with the timing signals. - The overall control and
arithmetic unit 99 is connected to thetiming generation unit 98, the imagesignal processing unit 97, and the recording medium control I/F unit 94, and performs overall control of thetiming generation unit 98, the imagesignal processing unit 97, and the recording medium control I/F unit 94. - The
recording medium 88 is detachably connected to the recording medium control I/F unit 94. In this way, image data that has been output from the imagesignal processing unit 97 is recorded to therecording medium 88 via the recording medium control I/F unit 94. - With this configuration, excellent images (image data) can be obtained if excellent image signals can be obtained by the
image sensing device 100. - The description regarding an
image sensing device 500 according to a second embodiment of the present invention is given usingFIG. 7 .FIG. 7 is a configuration diagram of theimage sensing device 500 according to the second embodiment of the present invention. - Although the fundamental configuration of the
image sensing device 500 is similar to the first embodiment, theimage sensing device 500 is different from that of the first embodiment in the following points. Theimage sensing device 500 comprises a plurality ofload transistors 509 a to 509 p, a plurality ofcolumn readout circuits 511 a to 511 p, amirror transistor 510, and a plurality ofmirror transistors - Each of the gates of the
load transistors 509 a to 509 p is connected to the gate of themirror transistor 510. - The two
mirror transistors column readout circuits 511 a to 511 p connected to thecolumn signal lines 107 a to 107 p extending to a lower side of the pixel array PA. That is, the gates (bias input terminals 517) of theload transistors 303 inside at least the column readout circuits arranged adjacent to each other in the plurality ofcolumn readout circuits 511 a to 511 p are connected to the gates of mutually different mirror transistors. For example, the load transistor 303 (seeFIG. 3 ) of thecolumn readout circuit 511 a determines an electric current corresponding to a drain electric current Ibias2 a of themirror transistor 518 a that is to flow through theinput transistors load transistor 303 of thecolumn readout circuit 511 b determines an electric current corresponding to a drain electric current Ibias2 b of themirror transistor 518 b that is to flow through theinput transistors 301 and 302 (seeFIG. 3 ). In this way, the electric currents determined by theload transistors 303 arranged adjacent to each other can suppress fluctuation in a similar manner. As a result, even if an effect of electric current fluctuation appears in an image corresponding to image signals output via thecolumn signal lines - It should be noted that the second embodiment can achieve a large effect when noises originating in the mirror transistors connected to the
column readout circuits 511 a to 511 p is larger than noises originating in the mirror transistors connected to theload transistors 509 a to 509 p. - The description regarding an
image sensing device 600 according to a third embodiment of the present invention is given usingFIG. 8 .FIG. 8 is a configuration diagram of theimage sensing device 600 according to the third embodiment of the present invention. - Although the fundamental configuration of the
image sensing device 600 is similar to the first embodiment, theimage sensing device 600 is different from that of the first embodiment in the following points. Theimage sensing device 600 comprises a plurality ofcolumn readout circuits 611 a to 611 p and a plurality of mirror transistors (a plurality of first bias supply units) 618 a and 618 b. - Each of the plurality of
column readout circuits 611 a to 611 p includes a load transistor (first load transistor) 303. The twomirror transistors column readout circuits 611 a to 611 p respectively connected to thecolumn signal lines 107 a to 107 p extending to a lower side of the pixel array PA. That is, the gates (bias input terminals 617) of at least theload transistors 303 arranged adjacent to each other of the plurality ofload transistors 303 are connected to the gates of mutually different mirror transistors of the plurality ofmirror transistors load transistors 303 inside the column readout circuits arranged adjacent to each other in a similar manner. As a result, even if an effect of electric current fluctuation appears in an image corresponding to image signals output via thecolumn signal lines - It should be noted that the third embodiment can achieve a large effect when noises originating in the mirror transistors connected to the
load transistors 109 a to 109 p and noises originating in the mirror transistors connected to thecolumn readout circuits 611 a to 611 p are equivalent. - The description regarding an
image sensing device 700 according to a fourth embodiment of the present invention is given usingFIG. 9 .FIG. 9 is a configuration diagram of theimage sensing device 700 according to the fourth embodiment of the present invention. - Although the fundamental configuration of the
image sensing device 700 is similar to the first embodiment, theimage sensing device 700 is different from that of the first embodiment in the following points. Theimage sensing device 700 is a single-chip color image sensing device commonly used in digital cameras and the like. Theimage sensing device 700 comprises a pixel array PA700. - A plurality of pixels P11 to Pmn in the pixel array PA700 further include color filters CF11 to CFmn respectively. The color filters CF11 to CFmn transmit light of some wavelength in a visible region so that light of that wavelength enters into the photoelectric conversion unit 102.
- In the image signals output from the
image sensing device 700, an image signal of each pixel has information regarding only one type of color. Accordingly, as described in an example of Japanese Patent Laid-Open No. 2000-287219, a color image in which all the colors (for example, RGB) of all the pixels are available can be generated by performing interpolation on image data corresponding to image signals output from the image sensing device using information (image data) of nearby pixels. In single-chip color image sensing devices, it is known that the effect of horizontal line noise is accentuated since a certain pixel contains information of nearby pixels. - For example, consider a case such as that shown in
FIG. 9 in which an array of the color filters CF11 to CFmn is formed in a Bayer arrangement. In reading out a row of B pixels and G2 pixels, the B pixels are read out to the lower side and the G2 pixels are read out to the upper side. In this case, the flicker noise generated in the lower side mirror transistors affects all the B pixel signals and the upper side affects all the G2 pixel signals. Consequently, although horizontal line noise affects every other pixel, by performing interpolation processing using the information of nearby pixels are described above, there is a possiblity that the horizontal line noise component of the B pixels for example can be accentuated in the G2 pixels also. - Even in this case, according to the present embodiment, the color filters in the plurality of pixels in which signals are read out in a same period by column readout circuits among the plurality of
column readout circuits 111 a to 111 p and arranged adjacent to each other transmit light of a same wavelength range (same color). For example, a color filter CF11 of the pixel P11 and a color filter CF13 of the pixel P13 transmit light of a wavelength corresponding to the same color (B). And the gates of at least theload transistors load transistors mirror transistors load transistors - While the present invention has been described with reference to exemplary embodiments, it is to be understood that the invention is not limited to the disclosed exemplary embodiments. The scope of the following claims is to be accorded the broadest interpretation so as to encompass all such modifications and equivalent structures and functions.
- This application claims the benefit of Japanese Patent Application No. 2008-148326, filed Jun. 5, 2008, which is hereby incorporated by reference herein in its entirety.
Claims (6)
1.-6. (canceled)
7. An image sensing device comprising:
a pixel array having a plurality of pixels which form rows and columns, wherein each pixel is connected to one of a plurality of column signal lines;
a plurality of load transistors, each connected to one of the plurality of column signal lines;
a readout circuit that reads out signals from the pixel array, via column signal lines, of the plurality of column signal lines, to which one of the plurality of load transistors is connected; and
a plurality of bias supply units, wherein load transistors, of the plurality of load transistors, which are arranged adjacent to each other, are biased by different bias supply units of the plurality of bias supply units.
8. The image sensing device according to claim 7 , wherein the load transistors and the bias supply units that are mutually connected form current mirror circuits.
9. The image sensing device according to claim 7 ,
wherein the readout circuit is arranged at a first side of the pixel array so as to read out signals from pixels of a part of the plurality of column signal lines, and
wherein the device further comprises:
a plurality of second load transistors, each connected to one of the plurality of column signal lines, to which none of the plurality of load transistors is connected;
a second readout circuit that is arranged at a second side of the pixel array and reads out signals from the pixel array, via column signal lines, of the plurality of column signal lines, to which respective load transistors of the plurality of second load transistors are connected; and
a plurality of second bias supply units, wherein second load transistors, of the plurality of second load transistors, which are arranged adjacent to each other, are biased by different second bias supply units of the plurality of second bias supply units.
10. The image sensing device according to claim 9 ,
wherein each pixel in the pixel array includes a photoelectric conversion unit and a color filter, and
wherein pixels from which signals are read out by the readout circuit in a same period thorough the column signal lines, to which the load transistors arranged adjacent to each other are connected, have a same color, and pixels from which signals are read out by the second readout circuit in a same period thorough the column signal lines, to which the second load transistors arranged adjacent to each other are connected, have a same color.
11. An image sensing system comprising:
an image sensing device according to claim 7 ;
an optical system in which an image is formed on an imaging surface of the image sensing device; and
a signal processing unit that processes signals output from the image sensing device to generate image data.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/607,970 US20130002916A1 (en) | 2008-06-05 | 2012-09-10 | Image sensing device and image sensing system |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008-148326 | 2008-06-05 | ||
JP2008148326A JP5102115B2 (en) | 2008-06-05 | 2008-06-05 | Imaging apparatus and imaging system |
US12/470,580 US8289431B2 (en) | 2008-06-05 | 2009-05-22 | Image sensing device and image sensing system |
US13/607,970 US20130002916A1 (en) | 2008-06-05 | 2012-09-10 | Image sensing device and image sensing system |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/470,580 Continuation US8289431B2 (en) | 2008-06-05 | 2009-05-22 | Image sensing device and image sensing system |
Publications (1)
Publication Number | Publication Date |
---|---|
US20130002916A1 true US20130002916A1 (en) | 2013-01-03 |
Family
ID=41399947
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/470,580 Active 2031-02-01 US8289431B2 (en) | 2008-06-05 | 2009-05-22 | Image sensing device and image sensing system |
US13/607,970 Abandoned US20130002916A1 (en) | 2008-06-05 | 2012-09-10 | Image sensing device and image sensing system |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/470,580 Active 2031-02-01 US8289431B2 (en) | 2008-06-05 | 2009-05-22 | Image sensing device and image sensing system |
Country Status (2)
Country | Link |
---|---|
US (2) | US8289431B2 (en) |
JP (1) | JP5102115B2 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120320246A1 (en) * | 2010-02-26 | 2012-12-20 | Panasonic Corporation | Solid-state imaging device, method for driving the same, and camera |
US10531033B2 (en) | 2016-12-28 | 2020-01-07 | Canon Kabushiki Kaisha | Solid state imaging device |
US10645325B2 (en) | 2016-09-30 | 2020-05-05 | Canon Kabushiki Kaisha | Solid-state imaging device, method of driving solid-state imaging device, and imaging system having detection pixels and image acquisition pixels |
US10652531B2 (en) | 2017-01-25 | 2020-05-12 | Canon Kabushiki Kaisha | Solid-state imaging device, imaging system, and movable object |
US11140345B2 (en) | 2017-11-30 | 2021-10-05 | Canon Kabushiki Kaisha | Solid state imaging device, imaging system, and drive method of solid state imaging device |
US11477401B2 (en) | 2020-02-28 | 2022-10-18 | Canon Kabushiki Kaisha | Imaging device and imaging system |
US11496704B2 (en) | 2019-07-19 | 2022-11-08 | Canon Kabushiki Kaisha | Photoelectric conversion device having select circuit with a switch circuit having a plurality of switches, and imaging system |
US11653114B2 (en) | 2019-07-19 | 2023-05-16 | Canon Kabushiki Kaisha | Photoelectric conversion device and imaging system |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011004390A (en) | 2009-05-18 | 2011-01-06 | Canon Inc | Imaging device, imaging system, and method for driving imaging device |
JP2012199731A (en) * | 2011-03-22 | 2012-10-18 | Sony Corp | Imaging element and load current source circuit |
JP5762199B2 (en) | 2011-07-28 | 2015-08-12 | キヤノン株式会社 | Solid-state imaging device |
JP5901186B2 (en) | 2011-09-05 | 2016-04-06 | キヤノン株式会社 | Solid-state imaging device and driving method thereof |
JP5858695B2 (en) | 2011-09-08 | 2016-02-10 | キヤノン株式会社 | Solid-state imaging device and driving method of solid-state imaging device |
JP5801665B2 (en) | 2011-09-15 | 2015-10-28 | キヤノン株式会社 | Solid-state imaging device, A / D converter and control method thereof |
JP5806566B2 (en) | 2011-09-15 | 2015-11-10 | キヤノン株式会社 | A / D converter and solid-state imaging device |
JP5901212B2 (en) | 2011-10-07 | 2016-04-06 | キヤノン株式会社 | Photoelectric conversion system |
JP5484422B2 (en) | 2011-10-07 | 2014-05-07 | キヤノン株式会社 | Solid-state imaging device |
JP5930651B2 (en) | 2011-10-07 | 2016-06-08 | キヤノン株式会社 | Solid-state imaging device |
JP6004664B2 (en) * | 2012-02-17 | 2016-10-12 | キヤノン株式会社 | Photoelectric conversion device and method for driving photoelectric conversion device |
JP2014096758A (en) * | 2012-11-12 | 2014-05-22 | Sony Corp | Semiconductor integrated circuit, current control method, ad conversion device, solid state imaging device and electronic apparatus |
JP5886806B2 (en) | 2013-09-17 | 2016-03-16 | キヤノン株式会社 | Solid-state imaging device |
JP6245997B2 (en) | 2014-01-16 | 2017-12-13 | キヤノン株式会社 | Solid-state imaging device and imaging system |
JP6057931B2 (en) | 2014-02-10 | 2017-01-11 | キヤノン株式会社 | Photoelectric conversion device and imaging system using the same |
JP6338432B2 (en) * | 2014-04-21 | 2018-06-06 | キヤノン株式会社 | Solid-state imaging device and control method thereof |
JP6527713B2 (en) * | 2015-02-24 | 2019-06-05 | ルネサスエレクトロニクス株式会社 | Solid-state imaging device |
JP6800682B2 (en) | 2016-09-30 | 2020-12-16 | キヤノン株式会社 | Imaging equipment, imaging systems and mobiles |
JP2019087939A (en) | 2017-11-09 | 2019-06-06 | キヤノン株式会社 | Photoelectric conversion device, electronic equipment, conveyance apparatus and drive method of photoelectric conversion device |
US10771723B2 (en) * | 2018-11-06 | 2020-09-08 | Semiconductor Components Industries, Llc | Systems and methods for voltage settling |
US10958861B2 (en) * | 2019-07-10 | 2021-03-23 | Semiconductor Components Industries, Llc | Image sensors with in-pixel amplification circuitry |
KR20210032722A (en) * | 2019-09-17 | 2021-03-25 | 에스케이하이닉스 주식회사 | Image sensing device |
JP7447591B2 (en) * | 2020-03-18 | 2024-03-12 | 株式会社リコー | Photoelectric conversion device, image reading device, image forming device, and imaging system |
KR20210147347A (en) * | 2020-05-28 | 2021-12-07 | 에스케이하이닉스 주식회사 | Image sensing device |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3777861B2 (en) | 1999-03-29 | 2006-05-24 | セイコーエプソン株式会社 | Image processing method, image processing apparatus, and computer-readable recording medium storing image processing program |
JP4132850B2 (en) * | 2002-02-06 | 2008-08-13 | 富士通株式会社 | CMOS image sensor and control method thereof |
JP3833125B2 (en) | 2002-03-01 | 2006-10-11 | キヤノン株式会社 | Imaging device |
KR100648802B1 (en) | 2004-10-30 | 2006-11-23 | 매그나칩 반도체 유한회사 | Improved horizontal noise image sensor |
JP4794877B2 (en) | 2005-03-18 | 2011-10-19 | キヤノン株式会社 | Solid-state imaging device and camera |
JP4677258B2 (en) | 2005-03-18 | 2011-04-27 | キヤノン株式会社 | Solid-state imaging device and camera |
JP4459099B2 (en) | 2005-03-18 | 2010-04-28 | キヤノン株式会社 | Solid-state imaging device and camera |
US7554066B2 (en) * | 2005-04-13 | 2009-06-30 | Aptina Imaging Corporation | Method and apparatus employing dynamic element matching for reduction of column-wise fixed pattern noise in a solid state imaging sensor |
JP2007174478A (en) * | 2005-12-26 | 2007-07-05 | Nikon Corp | Solid-state imaging device |
JP4818018B2 (en) | 2006-08-01 | 2011-11-16 | キヤノン株式会社 | Photoelectric conversion device and imaging system using the same |
JP4185949B2 (en) | 2006-08-08 | 2008-11-26 | キヤノン株式会社 | Photoelectric conversion device and imaging device |
JP2008060708A (en) * | 2006-08-29 | 2008-03-13 | Matsushita Electric Ind Co Ltd | Solid-state imaging device and imaging device using the same |
JP4933199B2 (en) * | 2006-08-31 | 2012-05-16 | キヤノン株式会社 | Solid-state imaging device and imaging system |
JP4979375B2 (en) | 2006-12-28 | 2012-07-18 | キヤノン株式会社 | Solid-state imaging device and imaging system |
JP4277911B2 (en) * | 2007-02-27 | 2009-06-10 | ソニー株式会社 | Solid-state imaging device and imaging device |
JP2008271159A (en) * | 2007-04-19 | 2008-11-06 | Matsushita Electric Ind Co Ltd | Solid-state imaging apparatus |
JP2009021809A (en) | 2007-07-11 | 2009-01-29 | Canon Inc | Driving method of imaging device, imaging device, and imaging system |
JP5164531B2 (en) | 2007-11-13 | 2013-03-21 | キヤノン株式会社 | Solid-state imaging device |
JP5014114B2 (en) | 2007-12-28 | 2012-08-29 | キヤノン株式会社 | Imaging apparatus and imaging system |
JP2009177749A (en) * | 2008-01-28 | 2009-08-06 | Panasonic Corp | Solid-state imaging apparatus |
JP4685120B2 (en) | 2008-02-13 | 2011-05-18 | キヤノン株式会社 | Photoelectric conversion device and imaging system |
JP5371463B2 (en) | 2008-02-28 | 2013-12-18 | キヤノン株式会社 | IMAGING DEVICE, IMAGING SYSTEM, AND IMAGING DEVICE CONTROL METHOD |
-
2008
- 2008-06-05 JP JP2008148326A patent/JP5102115B2/en active Active
-
2009
- 2009-05-22 US US12/470,580 patent/US8289431B2/en active Active
-
2012
- 2012-09-10 US US13/607,970 patent/US20130002916A1/en not_active Abandoned
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120320246A1 (en) * | 2010-02-26 | 2012-12-20 | Panasonic Corporation | Solid-state imaging device, method for driving the same, and camera |
US8754973B2 (en) * | 2010-02-26 | 2014-06-17 | Panasonic Corporation | Solid-state imaging device, method for driving the same where a low-pass filter is inserted in column signal line to improve reading speed and reduce noise |
US10645325B2 (en) | 2016-09-30 | 2020-05-05 | Canon Kabushiki Kaisha | Solid-state imaging device, method of driving solid-state imaging device, and imaging system having detection pixels and image acquisition pixels |
US11159759B2 (en) | 2016-09-30 | 2021-10-26 | Canon Kabushiki Kaisha | Solid-state imaging device, method of driving solid-state imaging device, and imaging system that can detect a failure while performing capturing |
US10531033B2 (en) | 2016-12-28 | 2020-01-07 | Canon Kabushiki Kaisha | Solid state imaging device |
US10652531B2 (en) | 2017-01-25 | 2020-05-12 | Canon Kabushiki Kaisha | Solid-state imaging device, imaging system, and movable object |
US11652983B2 (en) | 2017-01-25 | 2023-05-16 | Canon Kabushiki Kaisha | Solid-state imaging device, imaging system, and movable object |
US11140345B2 (en) | 2017-11-30 | 2021-10-05 | Canon Kabushiki Kaisha | Solid state imaging device, imaging system, and drive method of solid state imaging device |
US11496704B2 (en) | 2019-07-19 | 2022-11-08 | Canon Kabushiki Kaisha | Photoelectric conversion device having select circuit with a switch circuit having a plurality of switches, and imaging system |
US11653114B2 (en) | 2019-07-19 | 2023-05-16 | Canon Kabushiki Kaisha | Photoelectric conversion device and imaging system |
US11477401B2 (en) | 2020-02-28 | 2022-10-18 | Canon Kabushiki Kaisha | Imaging device and imaging system |
Also Published As
Publication number | Publication date |
---|---|
US20090303340A1 (en) | 2009-12-10 |
US8289431B2 (en) | 2012-10-16 |
JP2009296364A (en) | 2009-12-17 |
JP5102115B2 (en) | 2012-12-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8289431B2 (en) | Image sensing device and image sensing system | |
US8199235B2 (en) | Image sensing device and imaging system | |
US9438828B2 (en) | Photoelectric conversion apparatus and imaging system using the same | |
US8081245B2 (en) | Image sensing apparatus and imaging system | |
US7462810B2 (en) | Photoelectric conversion apparatus and image pickup system using photoelectric conversion apparatus | |
US8975569B2 (en) | Solid-state imaging device, driving method thereof, and solid-state imaging system to perform difference processing using effective and reference pixels | |
US9093351B2 (en) | Solid-state imaging apparatus | |
US20150222830A1 (en) | Image pickup element and control method therefor, and camera | |
US11284032B2 (en) | Imaging device, semiconductor device and camera | |
US20110273598A1 (en) | Solid-state image sensor and camera | |
US9204066B2 (en) | Solid-state imaging device, method for driving solid-state imaging device, and solid-state imaging system using connectable reference signal output pixels | |
US8023022B2 (en) | Solid-state imaging apparatus | |
US9432607B2 (en) | Solid-state imaging apparatus and imaging system | |
KR20110011629A (en) | Solid-state imaging device, imaging device, and pixel driving method | |
US9762841B2 (en) | Solid state imaging device and imaging system | |
US9305946B2 (en) | Photoelectric conversion apparatus that maintains image quality and image pickup system | |
CN102843526A (en) | Imaging apparatus and driving method for the same | |
US9426391B2 (en) | Solid-state imaging apparatus, method of controlling the same, and imaging system | |
US9001246B2 (en) | Imaging apparatus, an imaging system, and a driving method of an imaging apparatus using correction data applied to pixels of same color | |
JP5330581B2 (en) | Imaging apparatus and imaging system | |
JP6532224B2 (en) | Imaging device, imaging system, and driving method of imaging device | |
JP5224899B2 (en) | Solid-state imaging device | |
US8269870B2 (en) | Imaging device for suppressing variations in electric potentials | |
US9800815B2 (en) | Image pickup apparatus and image pickup system using image pickup apparatus | |
JP6598505B2 (en) | Imaging apparatus and imaging system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |