US20120261834A1 - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- US20120261834A1 US20120261834A1 US13/530,131 US201213530131A US2012261834A1 US 20120261834 A1 US20120261834 A1 US 20120261834A1 US 201213530131 A US201213530131 A US 201213530131A US 2012261834 A1 US2012261834 A1 US 2012261834A1
- Authority
- US
- United States
- Prior art keywords
- shelter
- semiconductor device
- tsv
- substrate
- metal layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05005—Structure
- H01L2224/05008—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body, e.g.
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05005—Structure
- H01L2224/05009—Bonding area integrally formed with a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05025—Disposition the internal layer being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05184—Tungsten [W] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05541—Structure
- H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05569—Disposition the external layer being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
- H01L2224/16146—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bump connector connecting to a via connection in the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
Definitions
- the present invention relates to a semiconductor device, and more particularly, to a semiconductor device with a TSV and a shelter.
- IC integrated circuits
- an IC device is produced from dies that are fabricated by conventional semiconductor manufacturing processes.
- the process to manufacture a die starts with a wafer: first, different regions are marked on the wafer; second, conventional semiconductor manufacture processes such as deposition, photolithography, etching or planarization are used to form needed circuit trace(s); then, each region of the wafer is separated to form a die and packaged to form a chip; finally, the chip is attached onto a board, for example, a printed circuit board (PCB), and the chip is electrically coupled to the pins on the PCB.
- PCB printed circuit board
- TSV Through Silicon Via
- the first step to fabricate a TSV is to form a via on a wafer by an etching or a laser process, then fill the via with copper, polycrystalline silicon, tungsten, or other conductive material; next, the chip is thinned and the chips are packaged or bonded to form a 3D package structure.
- TSV By using the TSV technique, there can be a shortest interconnection route between the chips. So, with comparison to other technologies, TSV has the advantages of fast-speed, less noise and better efficiency, and therefore looks set to become one of the most popular technologies in the future.
- FIG. 1 illustrates two conventional stacking dies with TSV.
- die 1 comprises a substrate ii, with a plurality of metal interconnect layers 13 disposed on the substrate ii.
- the metal interconnect layers 13 horizontally and vertically connect some active or passive components (not shown) within die 1 and further couple to a contact pad 15 .
- a plurality of TSVs 14 are disposed in the substrate ii, and each TSV 14 penetrates through the substrate 11 so as to connect upward to the metal interconnect layers 13 and downward to a solder ball 16 .
- Die 2 comprises: a substrate 21 , a plurality of metal interconnect layers 23 , a plurality of TSVs 24 , a plurality of contact pads 25 and a plurality of solder balls 26 , wherein the relative position of each component is the same as in die 1 .
- the solder balls 26 of die 2 are electrically coupled to the contact pads 15 of die 1 , making die 1 and die 2 electrically interconnect with each other to form a stable stacking structure.
- die 1 could connect downward to a package substrate or a PCB (not shown) with the solder ball 16 for an outer power supply or a signal input/output.
- die 2 could connect upward to another die (not shown) with the contact pad 25 to perform a multi-layer package.
- FIG. 2 illustrates a sectional diagram of a conventional die with a TSV.
- die 1 comprises: a substrate 11 , a plurality of metal interconnect layers 13 , a plurality of TSVs 14 , a power distribution layer 18 and a contact pad 15 .
- the metal interconnect layers 13 are disposed on the substrate ii and horizontally and vertically connect some active or passive components (not shown) within die 1 .
- Each TSV 14 penetrates through the substrate ii and connects upward to the metal interconnect layers 13 and is open downward to a bottom surface of the substrate 11 .
- An outer signal is transmitted from the TSV 14 to the metal interconnect layer 13 .
- die 1 further comprise a circuit area 17 .
- the circuit area 17 connects to the metal interconnect layer 13 and includes many semiconductor active components such as transistors or memories, or many passive semiconductor components such as inductors or resistors that can carry out electronic programs.
- the area A shows a TSV 14 acting as a “signal pin”, which means when an outer signal enters the TSV 14 , it will pass through the metal interconnect layer 13 and reach the circuit area 17 , then, after the circuit area 17 finishes the electronic program, the signal transmits to another metal interconnect layer 13 , hence completing the program.
- the area B shows a TSV 14 acting as a “power pin” which means the TSV 14 is coupled to a power supply.
- the TSV 14 as a power pin transmits more current than when it acts as a signal pin.
- a thicker and less-resistant power distribution layer 18 is disposed on the upper portion of the die 1 . With the metal interconnect layer 13 that couples the TSV 14 and the power distribution layer 18 , the power supply can conduct from the TSV 14 to the power distribution layer 18 for intra die power distribution.
- the TSV 14 acts as a power pin
- the current conducted through the metal interconnect layer 13 is massive, thereby causing serious electromagnetic interference (EMI) to adjacent circuits, for example, the metal interconnect circuit 13 or the circuit area 17 in area A.
- EMI electromagnetic interference
- the present invention discloses a semiconductor device with a TSV and a shelter.
- the semiconductor device comprises a substrate, a circuit area, at least a TSV and a shelter.
- the circuit area and the TSV are disposed on the substrate, and the TSV penetrates through the substrate.
- the shelter is disposed on the substrate and at least one part thereof is between the circuit area and the TSV in order to shelter the EMI between the TSV and the circuit area.
- FIG. 1 illustrates two conventional stacking dies with TSV.
- FIG. 2 illustrates a sectional diagram of a conventional die with a TSV.
- FIG. 3 illustrates the semiconductor device of the present invention.
- FIG. 4 and FIG. 5 illustrate another embodiment of the semiconductor device of the present invention.
- FIG. 6 ⁇ FIG . 11 illustrate the shelter of the semiconductor device of the present invention.
- FIG. 3 illustrates the semiconductor device in the present invention.
- the semiconductor device 3 in the present invention comprises a substrate 31 , at least a TSV 34 , a plurality of metal interconnect layers 33 and a circuit area 331 .
- the substrate 31 is composed of single-crystalline silicon, gallium arsenide (GaAs) or other well-known material.
- the TSV 34 is disposed in the substrate 31 and penetrates through the substrate 31 .
- the TSV 34 is composed of copper, polycrystalline silicon, tungsten, aluminum or other conductive material, and is wrapped by an insulation layer 341 to prevent leakage current when conducting electricity.
- the metal interconnect layers 33 are disposed on the substrate 31 and comprise a shelter 332 and a connecting circuit 333 .
- the connecting circuit 333 is disposed on the substrate 31 and comprises a plurality of metal circuit layers and a plurality of vias that may electrically connect the TSV 34 and a power input/output pad 35 .
- the power input/output pad 35 is disposed on the substrate 31 : in the preferred embodiment of the present invention, it is disposed above the connecting circuit 333 .
- the power input/output pad 35 comprises a thicker power distribution layer 351 .
- the power distribution layer 351 is composed of aluminum, copper or other conductive material and can transmit power all through the chip. Hence, when the power supply (arrow A) enters the TSV 34 and passes through the connecting circuit 333 , it can reach the power distribution layer 351 for intra die power distribution.
- the power input/output pad 35 further comprises a contact pad 352 , which is disposed on the power distribution layer 351 and composed of aluminum, copper or other conductive material. As shown in FIG. 1 and FIG. 3 , the contact pad 352 could further connect upward to another chip or die (not shown) to transmit power.
- the semiconductor device 3 in the present invention further comprises a circuit area 331 that includes many semiconductor active components such as transistors or memories, or many passive semiconductor components such as inductors or resistors that can carry out electronic programs.
- the TSV 34 acts as a power pin, the massive current transmitted from the connecting circuit 333 to the power input/output 35 will cause serious electromagnetic interference (EMI) to adjacent circuits, for example, the circuit area 331 .
- the semiconductor device 3 of the present invention further comprises a shelter 332 to solve this problem.
- the shelter 332 is disposed in the metal interconnecting layers 33 : in the preferred embodiment of the present invention, it is disposed on the periphery of the connecting circuit 333 and the TSV 34 .
- the shelter 332 could be disposed on only the periphery of the connecting circuit 333 or only the periphery of the TSV 34 . As a result, the EMI produced by the massive current conducting through the TSV 34 and the connecting circuit 333 can be prevented by the shelter 332 .
- the shelter 332 is selected from a group consisting of copper, aluminum, tungsten, titanium, titanium nitride, tantalum, tantalum nitride.
- the material of the shelter 332 depends on the integration of the semiconductor manufacture process and is not limited to the above.
- the TSV 34 is directly coupled to the power input/output pad 35 without the connecting circuit 333 .
- the power supply (arrow A) can directly enter the TSV 34 and reach the power input/output pad 35 for intra die power distribution.
- the shelter 332 is disposed on the periphery of the TSV 34 .
- the shelter 332 can be disposed on the periphery of the circuit area 331 , as shown in FIG. 5 . This may also prevent the EMI caused by the TSV 34 and the connecting circuit 333 .
- FIGS. 6 to 10 wherein FIG. 6 and 7 illustrate the sectional diagram according to line I in FIG. 3 and FIGS. 8 to 10 illustrate the sectional diagram according to line J in FIG. 3 .
- Line I and line J correspond to the metal circuit layers and the vias of connecting circuit 333 respectively.
- the shelter 332 could comprise a continuous metal layer or a dispersed metal layer. As shown in FIG. 6 , the shelter 332 comprises at least a continuous metal layer, and as shown in FIG. 7 , the shelter 332 comprises at least a dispersed, non-continuous metal layer. On the other hand, regarding to the sectional diagram according to line J that represents the vias part of the connection circuit 333 , as shown in FIG. 8 , the shelter 332 may also comprise at least a continuous metal layer, and as shown in FIG. 9 , the shelter 332 may also comprise at least a dispersed, non-continuous metal layer.
- the shelter 332 of the present invention comprises at least a polygon metal layer.
- the shelter 332 comprises at least an octagonal metal layer, as shown in FIG. 8 ; in another embodiment of the present invention, the shelter 332 comprises at least a circular metal layer, as shown in FIG. 10 .
- the configuration of the shelter 332 is not limited by aforesaid embodiment but should include any combinations of the continuous/dispersed and the polygon structure.
- the shelter 332 in the present invention is not limited by single layer structure but may comprise a poly layer structure.
- FIG. 11 showing a poly layer shelter 332 structure in the present invention.
- the shelter 332 structure in the present invention comprises a first shelter 3322 and a second shelter 3323 , wherein the first shelter 3322 is a continuous, octagonal metal layer and the second shelter 3323 is a dispersed, circular metal layer.
- the shelter 332 structure may further comprise a third shelter (not shown) or a fourth shelter (not shown) that may also increase the shelter effect.
- Each of the shelters 332 may also be any combinations of the continuous/dispersed and the polygon structure.
- the shelter structure of the present invention can be achieved by using conventional metal interconnection manufacture process such as: aluminum fabrication process, via plug fabrication process or Cu damascene.
- Each process can be substantially integrated into existing semiconductor manufacture processes, thereby forming the shelter 332 and the connecting circuit 333 simultaneously.
- the layout of the shelter 332 and the connecting circuit 333 are not limited by above-mentioned concepts of continuous/dispersed, circular/octagonal or single layer/poly layer but rather depend on the manufacturing process.
- the shelter 332 is disposed on the periphery of the TSV 34 , connecting circuit 333 or the circuit area 331 so as to prevent EMI on the circuit area 331 when massive currents are transmitted.
- the shelter 332 structure in the present invention is further coupled to a ground connection 3321 , as shown in FIG. 3 .
- the ground connection 3321 may connect to a stable grounding device, such as a system plate installed with semiconductor package (not shown), or a chip-scale ground connection, in order to control the noise more efficiently.
- a high-frequency wave filter may be used between the system plate and the shelter 332 to selectively remove the high-frequency noise.
- the semiconductor device in the present invention comprises a shelter 332 disposed on the periphery of the TSV 34 and/or the connecting circuit 333 and couples to a ground connection 3321 , so as to prevent EMI on adjacent circuits such as the circuit area 331 when the TSV acts as a power pin.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Health & Medical Sciences (AREA)
- Electromagnetism (AREA)
- Toxicology (AREA)
- Semiconductor Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
A semiconductor device with a TSV and a shelter is provided. The semiconductor device includes a substrate, a circuit area, at least a TSV and a shelter. The circuit area and the TSV are disposed on the substrate, and the TSV penetrates through the substrate. The shelter is disposed on the substrate and at least one part thereof is between the circuit area and the TSV in order to shelter EMI between the TSV and the circuit area. The novel structure prevents the circuits in the circuit area being affected by noise caused by TSV when TSV acts as a power pin.
Description
- This is a continuation application of U.S. patent application Ser. No. 12/330,455 filed on Dec. 8, 2008, and the contents of which are included herein by reference.
- 1. Field of the Invention
- The present invention relates to a semiconductor device, and more particularly, to a semiconductor device with a TSV and a shelter.
- 2. Description of the Prior Art
- In modern society, the micro-processor system comprised of integrated circuits (IC) is a ubiquitous device, being utilized in such diverse fields as automatic control electronics, mobile communication devices and personal computers. With the development of technology and the increasingly imaginative applications of electrical products, the IC device is becoming smaller, more delicate and more diversified.
- As is well known in the art, an IC device is produced from dies that are fabricated by conventional semiconductor manufacturing processes. The process to manufacture a die starts with a wafer: first, different regions are marked on the wafer; second, conventional semiconductor manufacture processes such as deposition, photolithography, etching or planarization are used to form needed circuit trace(s); then, each region of the wafer is separated to form a die and packaged to form a chip; finally, the chip is attached onto a board, for example, a printed circuit board (PCB), and the chip is electrically coupled to the pins on the PCB. Thus, each of the programs on the chip can be performed.
- In order to evaluate the functions and efficiency of the chip and increase the capacitance density to accommodate more IC components in a limited space, many semiconductor package technologies are built up by stacking each die and/or chip, for example, Flip-Chip technology, Multi-chip Package (MCP) technology, Package on Package (PoP) technology and Package in Package (PiP) technology. Besides these technologies, a “Through Silicon Via (TSV)” technique has been well developed in recent years. TSV can improve the interconnections between chips in the package so as to increase the package efficiency.
- The first step to fabricate a TSV is to form a via on a wafer by an etching or a laser process, then fill the via with copper, polycrystalline silicon, tungsten, or other conductive material; next, the chip is thinned and the chips are packaged or bonded to form a 3D package structure. By using the TSV technique, there can be a shortest interconnection route between the chips. So, with comparison to other technologies, TSV has the advantages of fast-speed, less noise and better efficiency, and therefore looks set to become one of the most popular technologies in the future.
-
FIG. 1 illustrates two conventional stacking dies with TSV. As shown inFIG. 1 , die 1 comprises a substrate ii, with a plurality ofmetal interconnect layers 13 disposed on the substrate ii. Themetal interconnect layers 13 horizontally and vertically connect some active or passive components (not shown) within die 1 and further couple to acontact pad 15. A plurality ofTSVs 14 are disposed in the substrate ii, and each TSV 14 penetrates through thesubstrate 11 so as to connect upward to themetal interconnect layers 13 and downward to asolder ball 16. - Die 2 comprises: a
substrate 21, a plurality ofmetal interconnect layers 23, a plurality ofTSVs 24, a plurality ofcontact pads 25 and a plurality ofsolder balls 26, wherein the relative position of each component is the same as in die 1. When stacking die 1 and die 2, thesolder balls 26 of die 2 are electrically coupled to thecontact pads 15 of die 1, making die 1 and die 2 electrically interconnect with each other to form a stable stacking structure. It is understood thatdie 1 could connect downward to a package substrate or a PCB (not shown) with thesolder ball 16 for an outer power supply or a signal input/output. Similarly, die 2 could connect upward to another die (not shown) with thecontact pad 25 to perform a multi-layer package. -
FIG. 2 illustrates a sectional diagram of a conventional die with a TSV. As shown inFIG. 2 , die 1 comprises: asubstrate 11, a plurality ofmetal interconnect layers 13, a plurality ofTSVs 14, apower distribution layer 18 and acontact pad 15. Themetal interconnect layers 13 are disposed on the substrate ii and horizontally and vertically connect some active or passive components (not shown) within die 1. Each TSV 14 penetrates through the substrate ii and connects upward to themetal interconnect layers 13 and is open downward to a bottom surface of thesubstrate 11. An outer signal is transmitted from the TSV 14 to themetal interconnect layer 13. - Referring to the area A in
FIG. 2 , die 1 further comprise acircuit area 17. Thecircuit area 17 connects to themetal interconnect layer 13 and includes many semiconductor active components such as transistors or memories, or many passive semiconductor components such as inductors or resistors that can carry out electronic programs. The area A shows a TSV 14 acting as a “signal pin”, which means when an outer signal enters the TSV 14, it will pass through themetal interconnect layer 13 and reach thecircuit area 17, then, after thecircuit area 17 finishes the electronic program, the signal transmits to anothermetal interconnect layer 13, hence completing the program. - The area B shows a TSV 14 acting as a “power pin” which means the TSV 14 is coupled to a power supply. As a result, the TSV 14 as a power pin transmits more current than when it acts as a signal pin. For better transmission efficiency, a thicker and less-resistant
power distribution layer 18 is disposed on the upper portion of thedie 1. With themetal interconnect layer 13 that couples the TSV 14 and thepower distribution layer 18, the power supply can conduct from the TSV 14 to thepower distribution layer 18 for intra die power distribution. - However, when the TSV 14 acts as a power pin, the current conducted through the
metal interconnect layer 13 is massive, thereby causing serious electromagnetic interference (EMI) to adjacent circuits, for example, themetal interconnect circuit 13 or thecircuit area 17 in area A. This is an urgent problem to be resolved. - Therefore, it is necessary to provide a semiconductor device to prevent EMI in adjacent circuits caused by massive currents when TSV acts as a power pin
- The present invention discloses a semiconductor device with a TSV and a shelter. The semiconductor device comprises a substrate, a circuit area, at least a TSV and a shelter. The circuit area and the TSV are disposed on the substrate, and the TSV penetrates through the substrate. The shelter is disposed on the substrate and at least one part thereof is between the circuit area and the TSV in order to shelter the EMI between the TSV and the circuit area.
- According to the novel shelter component disposed between the TSV and the circuit area, noise in adjacent circuits due to massive currents when TSV acts as a power pin can be efficiently prevented.
- These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
-
FIG. 1 illustrates two conventional stacking dies with TSV. -
FIG. 2 illustrates a sectional diagram of a conventional die with a TSV. -
FIG. 3 illustrates the semiconductor device of the present invention. -
FIG. 4 andFIG. 5 illustrate another embodiment of the semiconductor device of the present invention. -
FIG. 6˜FIG . 11 illustrate the shelter of the semiconductor device of the present invention. - Referring to the words “up” or “down” that describe the relationship between components in the text, it is well known in the art and should be clearly understood that these words refer to relative positions that can be inverted to obtain a same structure, and these structures should therefore not be precluded from the scope of the claims in the present invention.
-
FIG. 3 illustrates the semiconductor device in the present invention. As shown inFIG. 3 , thesemiconductor device 3 in the present invention comprises asubstrate 31, at least aTSV 34, a plurality ofmetal interconnect layers 33 and acircuit area 331. Thesubstrate 31 is composed of single-crystalline silicon, gallium arsenide (GaAs) or other well-known material. The TSV 34 is disposed in thesubstrate 31 and penetrates through thesubstrate 31. The TSV 34 is composed of copper, polycrystalline silicon, tungsten, aluminum or other conductive material, and is wrapped by aninsulation layer 341 to prevent leakage current when conducting electricity. Themetal interconnect layers 33 are disposed on thesubstrate 31 and comprise ashelter 332 and a connectingcircuit 333. Theconnecting circuit 333 is disposed on thesubstrate 31 and comprises a plurality of metal circuit layers and a plurality of vias that may electrically connect the TSV 34 and a power input/output pad 35. The power input/output pad 35 is disposed on the substrate 31: in the preferred embodiment of the present invention, it is disposed above the connectingcircuit 333. The power input/output pad 35 comprises a thickerpower distribution layer 351. Thepower distribution layer 351 is composed of aluminum, copper or other conductive material and can transmit power all through the chip. Hence, when the power supply (arrow A) enters theTSV 34 and passes through the connectingcircuit 333, it can reach thepower distribution layer 351 for intra die power distribution. The power input/output pad 35 further comprises acontact pad 352, which is disposed on thepower distribution layer 351 and composed of aluminum, copper or other conductive material. As shown inFIG. 1 andFIG. 3 , thecontact pad 352 could further connect upward to another chip or die (not shown) to transmit power. - The
semiconductor device 3 in the present invention further comprises acircuit area 331 that includes many semiconductor active components such as transistors or memories, or many passive semiconductor components such as inductors or resistors that can carry out electronic programs. When theTSV 34 acts as a power pin, the massive current transmitted from the connectingcircuit 333 to the power input/output 35 will cause serious electromagnetic interference (EMI) to adjacent circuits, for example, thecircuit area 331. Thus, thesemiconductor device 3 of the present invention further comprises ashelter 332 to solve this problem. Theshelter 332 is disposed in the metal interconnecting layers 33: in the preferred embodiment of the present invention, it is disposed on the periphery of the connectingcircuit 333 and theTSV 34. It is understood that theshelter 332 could be disposed on only the periphery of the connectingcircuit 333 or only the periphery of theTSV 34. As a result, the EMI produced by the massive current conducting through theTSV 34 and the connectingcircuit 333 can be prevented by theshelter 332. Theshelter 332 is selected from a group consisting of copper, aluminum, tungsten, titanium, titanium nitride, tantalum, tantalum nitride. However, the material of theshelter 332 depends on the integration of the semiconductor manufacture process and is not limited to the above. - In another embodiment of the present invention, the
TSV 34 is directly coupled to the power input/output pad 35 without the connectingcircuit 333. As shown inFIG. 4 , the power supply (arrow A) can directly enter theTSV 34 and reach the power input/output pad 35 for intra die power distribution. Thus, theshelter 332 is disposed on the periphery of theTSV 34. - In still another embodiment of the present invention, the
shelter 332 can be disposed on the periphery of thecircuit area 331, as shown inFIG. 5 . This may also prevent the EMI caused by theTSV 34 and the connectingcircuit 333. - Regarding to the structure and the shape of the
shelter 332, please refer toFIGS. 6 to 10 , whereinFIG. 6 and 7 illustrate the sectional diagram according to line I inFIG. 3 andFIGS. 8 to 10 illustrate the sectional diagram according to line J inFIG. 3 . Line I and line J correspond to the metal circuit layers and the vias of connectingcircuit 333 respectively. - It is clear to see that the
shelter 332 could comprise a continuous metal layer or a dispersed metal layer. As shown inFIG. 6 , theshelter 332 comprises at least a continuous metal layer, and as shown inFIG. 7 , theshelter 332 comprises at least a dispersed, non-continuous metal layer. On the other hand, regarding to the sectional diagram according to line J that represents the vias part of theconnection circuit 333, as shown inFIG. 8 , theshelter 332 may also comprise at least a continuous metal layer, and as shown inFIG. 9 , theshelter 332 may also comprise at least a dispersed, non-continuous metal layer. - Regarding to the shape of the
shelter 332, please refer toFIG. 8 andFIG. 10 , which illustrate the shape of theshelter 332. BothFIG. 8 andFIG. 10 show the sectional diagram according to line J inFIG. 3 . In general, theshelter 332 of the present invention comprises at least a polygon metal layer. In one embodiment of the present invention, theshelter 332 comprises at least an octagonal metal layer, as shown inFIG. 8 ; in another embodiment of the present invention, theshelter 332 comprises at least a circular metal layer, as shown inFIG. 10 . - As a result, the configuration of the
shelter 332 is not limited by aforesaid embodiment but should include any combinations of the continuous/dispersed and the polygon structure. Besides, theshelter 332 in the present invention is not limited by single layer structure but may comprise a poly layer structure. Please refer toFIG. 11 , showing apoly layer shelter 332 structure in the present invention. Theshelter 332 structure in the present invention comprises afirst shelter 3322 and asecond shelter 3323, wherein thefirst shelter 3322 is a continuous, octagonal metal layer and thesecond shelter 3323 is a dispersed, circular metal layer. It is understood that theshelter 332 structure may further comprise a third shelter (not shown) or a fourth shelter (not shown) that may also increase the shelter effect. Each of theshelters 332 may also be any combinations of the continuous/dispersed and the polygon structure. - Besides, if the lay-out arrangement of the metal layers and vias is well adjusted, the shelter structure of the present invention can be achieved by using conventional metal interconnection manufacture process such as: aluminum fabrication process, via plug fabrication process or Cu damascene. Each process can be substantially integrated into existing semiconductor manufacture processes, thereby forming the
shelter 332 and the connectingcircuit 333 simultaneously. Furthermore, the layout of theshelter 332 and the connectingcircuit 333 are not limited by above-mentioned concepts of continuous/dispersed, circular/octagonal or single layer/poly layer but rather depend on the manufacturing process. As a result, theshelter 332 is disposed on the periphery of theTSV 34, connectingcircuit 333 or thecircuit area 331 so as to prevent EMI on thecircuit area 331 when massive currents are transmitted. - In order to increase the sheltering effect, the
shelter 332 structure in the present invention is further coupled to aground connection 3321, as shown inFIG. 3 . Theground connection 3321 may connect to a stable grounding device, such as a system plate installed with semiconductor package (not shown), or a chip-scale ground connection, in order to control the noise more efficiently. Furthermore, a high-frequency wave filter may be used between the system plate and theshelter 332 to selectively remove the high-frequency noise. - Accordingly, the semiconductor device in the present invention comprises a
shelter 332 disposed on the periphery of theTSV 34 and/or the connectingcircuit 333 and couples to aground connection 3321, so as to prevent EMI on adjacent circuits such as thecircuit area 331 when the TSV acts as a power pin. - Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
Claims (20)
1. A semiconductor device, comprising:
a substrate having a first side and a second side opposite to the first side;
an active component on the first side of the substrate;
at least a through silicon via (TSV) that penetrates through the substrate; and
a first shelter disposed on the first side of the substrate and at least a part of the first shelter is between the TSV and the active component.
2. The semiconductor device of claim 1 , further comprising a power input/output pad disposed on the substrate, wherein the TSV is electrically coupled to the power input/output pad.
3. The semiconductor device of claim 2 , further comprising a plurality of metal interconnect layers, wherein the metal interconnect layers comprise:
a first metal interconnect layer that includes the first shelter; and
a second metal interconnect layer that includes a connecting circuit;
wherein the connecting circuit is electrically coupled to the TSV and the power input/output pad.
4. The semiconductor device of claim 3 , wherein the first shelter is disposed on the periphery of the connecting circuit.
5. The semiconductor device of claim 1 , wherein the first shelter comprises at least a polygon metal layer.
6. The semiconductor device of claim 1 , wherein the first shelter comprises a lower part which is at the same level with the active component.
7. The semiconductor device of claim 5 , wherein the first shelter comprises at least a circular metal layer.
8. The semiconductor device of claim 1 , wherein the first shelter comprises at least a continuous metal layer.
9. The semiconductor device of claim 1 , wherein the first shelter comprises at least a dispersed metal layer.
10. The semiconductor device of claim 1 , further comprising at least a second shelter, wherein each of the second shelters compasses the first shelter.
11. The semiconductor device of claim 10 , wherein at least one of the second shelters comprises a polygon metal layer.
12. The semiconductor device of claim 11 , wherein at least one of the second shelters comprises an octagonal metal layer.
13. The semiconductor device of claim 11 , wherein at least one of the second shelters comprises a circular metal layer.
14. The semiconductor device of claim 10 , wherein at least one of the second shelters comprises a continuous metal layer.
15. The semiconductor device of claim 10 , wherein at least one of the second shelters comprises a dispersed metal layer.
16. The semiconductor device of claim 1 , wherein the first shelter is selected from a group consisting of copper, aluminum, tungsten, titanium, titanium nitride, tantalum, and tantalum nitride.
17. The semiconductor device of claim 10 , wherein the second shelter is selected from a group consisting of copper, aluminum, tungsten, titanium, titanium nitride, tantalum, and tantalum nitride.
18. The semiconductor device of claim 1 , wherein the TSV is electrically coupled to a power supply.
19. The semiconductor device of claim 1 , wherein the first shelter is coupled to a ground connection.
20. The semiconductor device of claim 10 , wherein the second shelter is coupled to a ground connection.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/530,131 US20120261834A1 (en) | 2008-12-08 | 2012-06-22 | Semiconductor device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/330,455 US8227889B2 (en) | 2008-12-08 | 2008-12-08 | Semiconductor device |
US13/530,131 US20120261834A1 (en) | 2008-12-08 | 2012-06-22 | Semiconductor device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/330,455 Continuation US8227889B2 (en) | 2008-12-08 | 2008-12-08 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120261834A1 true US20120261834A1 (en) | 2012-10-18 |
Family
ID=42230146
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/330,455 Active 2030-06-21 US8227889B2 (en) | 2008-12-08 | 2008-12-08 | Semiconductor device |
US13/530,131 Abandoned US20120261834A1 (en) | 2008-12-08 | 2012-06-22 | Semiconductor device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/330,455 Active 2030-06-21 US8227889B2 (en) | 2008-12-08 | 2008-12-08 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
US (2) | US8227889B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130015504A1 (en) * | 2011-07-11 | 2013-01-17 | Chien-Li Kuo | Tsv structure and method for forming the same |
Families Citing this family (47)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20100003911A (en) * | 2008-07-02 | 2010-01-12 | 삼성전자주식회사 | Multi-chip package having three dimension mesh-based power distribution network and power distribution method thereof |
JP5451762B2 (en) * | 2009-07-01 | 2014-03-26 | 株式会社日立製作所 | Semiconductor device and manufacturing method thereof |
US8907457B2 (en) * | 2010-02-08 | 2014-12-09 | Micron Technology, Inc. | Microelectronic devices with through-substrate interconnects and associated methods of manufacturing |
US9293366B2 (en) * | 2010-04-28 | 2016-03-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-substrate vias with improved connections |
US8643191B2 (en) * | 2012-01-26 | 2014-02-04 | International Business Machines Corporation | On-chip radial cavity power divider/combiner |
US8519515B2 (en) | 2011-04-13 | 2013-08-27 | United Microlectronics Corp. | TSV structure and method for forming the same |
US8753981B2 (en) | 2011-04-22 | 2014-06-17 | Micron Technology, Inc. | Microelectronic devices with through-silicon vias and associated methods of manufacturing |
US8481425B2 (en) | 2011-05-16 | 2013-07-09 | United Microelectronics Corp. | Method for fabricating through-silicon via structure |
US8822336B2 (en) | 2011-06-16 | 2014-09-02 | United Microelectronics Corp. | Through-silicon via forming method |
US8828745B2 (en) | 2011-07-06 | 2014-09-09 | United Microelectronics Corp. | Method for manufacturing through-silicon via |
TWI467742B (en) * | 2011-08-03 | 2015-01-01 | 矽品精密工業股份有限公司 | Layer structure with emi-shielding effect |
JP5922915B2 (en) * | 2011-12-02 | 2016-05-24 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
US8518823B2 (en) | 2011-12-23 | 2013-08-27 | United Microelectronics Corp. | Through silicon via and method of forming the same |
US9673268B2 (en) * | 2011-12-29 | 2017-06-06 | Intel Corporation | Integrated inductor for integrated circuit devices |
US8609529B2 (en) | 2012-02-01 | 2013-12-17 | United Microelectronics Corp. | Fabrication method and structure of through silicon via |
US10002820B2 (en) * | 2012-02-28 | 2018-06-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through silicon via layout pattern |
US8691600B2 (en) | 2012-05-02 | 2014-04-08 | United Microelectronics Corp. | Method for testing through-silicon-via (TSV) structures |
US8691688B2 (en) | 2012-06-18 | 2014-04-08 | United Microelectronics Corp. | Method of manufacturing semiconductor structure |
US9275933B2 (en) | 2012-06-19 | 2016-03-01 | United Microelectronics Corp. | Semiconductor device |
US8900996B2 (en) | 2012-06-21 | 2014-12-02 | United Microelectronics Corp. | Through silicon via structure and method of fabricating the same |
US8525296B1 (en) | 2012-06-26 | 2013-09-03 | United Microelectronics Corp. | Capacitor structure and method of forming the same |
US8912844B2 (en) | 2012-10-09 | 2014-12-16 | United Microelectronics Corp. | Semiconductor structure and method for reducing noise therein |
US9035457B2 (en) | 2012-11-29 | 2015-05-19 | United Microelectronics Corp. | Substrate with integrated passive devices and method of manufacturing the same |
US8716104B1 (en) | 2012-12-20 | 2014-05-06 | United Microelectronics Corp. | Method of fabricating isolation structure |
US9336004B2 (en) * | 2013-02-28 | 2016-05-10 | Advanced Micro Devices, Inc. | Checkpointing registers for transactional memory |
US8957504B2 (en) * | 2013-03-15 | 2015-02-17 | IP Enval Consultant Inc. | Integrated structure with a silicon-through via |
US8884398B2 (en) | 2013-04-01 | 2014-11-11 | United Microelectronics Corp. | Anti-fuse structure and programming method thereof |
US9287173B2 (en) | 2013-05-23 | 2016-03-15 | United Microelectronics Corp. | Through silicon via and process thereof |
US9123730B2 (en) * | 2013-07-11 | 2015-09-01 | United Microelectronics Corp. | Semiconductor device having through silicon trench shielding structure surrounding RF circuit |
CN104282664B (en) * | 2013-07-12 | 2018-09-04 | 联华电子股份有限公司 | Semiconductor device with shielding construction |
US9024416B2 (en) | 2013-08-12 | 2015-05-05 | United Microelectronics Corp. | Semiconductor structure |
US8916471B1 (en) * | 2013-08-26 | 2014-12-23 | United Microelectronics Corp. | Method for forming semiconductor structure having through silicon via for signal and shielding structure |
US9048223B2 (en) | 2013-09-03 | 2015-06-02 | United Microelectronics Corp. | Package structure having silicon through vias connected to ground potential |
TWI528525B (en) * | 2013-09-03 | 2016-04-01 | 瑞昱半導體股份有限公司 | Metal trench de-noise structure and method for foming thesame |
US20150069609A1 (en) * | 2013-09-12 | 2015-03-12 | International Business Machines Corporation | 3d chip crackstop |
US9117804B2 (en) | 2013-09-13 | 2015-08-25 | United Microelectronics Corporation | Interposer structure and manufacturing method thereof |
TWI484876B (en) | 2013-12-20 | 2015-05-11 | Ind Tech Res Inst | Circuit board having via and manufacturing method thereof |
US9343359B2 (en) | 2013-12-25 | 2016-05-17 | United Microelectronics Corp. | Integrated structure and method for fabricating the same |
TWI518854B (en) | 2013-12-30 | 2016-01-21 | 財團法人工業技術研究院 | Molding package assembly and molding material |
KR102177702B1 (en) | 2014-02-03 | 2020-11-11 | 삼성전자주식회사 | Via Structures and Semiconductor Devices Having a Via plug |
US10340203B2 (en) | 2014-02-07 | 2019-07-02 | United Microelectronics Corp. | Semiconductor structure with through silicon via and method for fabricating and testing the same |
US9869713B2 (en) * | 2015-03-05 | 2018-01-16 | Qualcomm Incorporated | Through-silicon via (TSV) crack sensors for detecting TSV cracks in three-dimensional (3D) integrated circuits (ICs) (3DICs), and related methods and systems |
CN104793120B (en) * | 2015-04-03 | 2017-06-30 | 浙江大学 | The measurement structure of silicon hole electrical characteristics is measured based on De- embedding method |
KR102387948B1 (en) * | 2015-08-06 | 2022-04-18 | 삼성전자주식회사 | Integrated circuit device having through-silicon via structure |
US10930603B2 (en) * | 2016-03-22 | 2021-02-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Coaxial through via with novel high isolation cross coupling method for 3D integrated circuits |
CN109285825B (en) * | 2017-07-21 | 2021-02-05 | 联华电子股份有限公司 | Chip stacking structure and manufacturing method of tube core stacking structure |
US11942368B2 (en) * | 2021-02-26 | 2024-03-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through silicon vias and methods of fabricating thereof |
Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5424245A (en) * | 1994-01-04 | 1995-06-13 | Motorola, Inc. | Method of forming vias through two-sided substrate |
US20040188826A1 (en) * | 2003-03-31 | 2004-09-30 | Palanduz Cengiz A. | Interposer with signal and power supply through vias |
US20050233581A1 (en) * | 2004-03-31 | 2005-10-20 | Nec Electronics Corporation | Method for manufacturing semiconductor device |
US20070001312A1 (en) * | 2005-06-30 | 2007-01-04 | Shinko Electric Industries Co., Ltd. | Semiconductor chip and method of manufacturing the same |
US20070134819A1 (en) * | 2005-12-12 | 2007-06-14 | Elpida Memory, Inc. | Semiconductor device and method of manufacturing the same |
US7251351B2 (en) * | 2000-06-09 | 2007-07-31 | Idex Asa | Sensor unit, especially for fingerprint sensors |
US20080079168A1 (en) * | 2006-09-29 | 2008-04-03 | Infineon Technologies Ag | Semiconductor element comprising a supporting structure and production method |
US20090051039A1 (en) * | 2007-08-24 | 2009-02-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-substrate via for semiconductor device |
US7525186B2 (en) * | 2006-09-30 | 2009-04-28 | Hynix Semiconductor Inc. | Stack package having guard ring which insulates through-via interconnection plug and method for manufacturing the same |
US20090134500A1 (en) * | 2007-11-26 | 2009-05-28 | Chen-Cheng Kuo | Structures for Preventing Cross-talk Between Through-Silicon Vias and Integrated Circuits |
US7561410B1 (en) * | 2007-12-21 | 2009-07-14 | Industrial Technology Research Institute | Hybrid capacitor |
US7589390B2 (en) * | 2006-03-10 | 2009-09-15 | Teledyne Technologies, Incorporated | Shielded through-via |
US7701057B1 (en) * | 2007-04-25 | 2010-04-20 | Xilinx, Inc. | Semiconductor device having structures for reducing substrate noise coupled from through die vias |
US20100133696A1 (en) * | 2008-12-02 | 2010-06-03 | Ming-Fa Chen | Isolation Structure for Protecting Dielectric Layers from Degradation |
US7825024B2 (en) * | 2008-11-25 | 2010-11-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming through-silicon vias |
US7875552B2 (en) * | 2008-06-10 | 2011-01-25 | Samsung Electronics Co., Ltd. | Methods of forming integrated circuit chips having vertically extended through-substrate vias therein and chips formed thereby |
US7906431B2 (en) * | 2007-11-19 | 2011-03-15 | Oki Semiconductor Co., Ltd. | Semiconductor device fabrication method |
US8012796B2 (en) * | 2007-05-15 | 2011-09-06 | International Business Machines Corporation | Apparatus and methods for constructing semiconductor chip packages with silicon space transformer carriers |
US8058708B2 (en) * | 2007-08-24 | 2011-11-15 | Honda Motor Co., Ltd. | Through hole interconnection structure for semiconductor wafer |
US8063469B2 (en) * | 2008-09-30 | 2011-11-22 | Infineon Technologies Ag | On-chip radio frequency shield with interconnect metallization |
US8338958B2 (en) * | 2008-09-26 | 2012-12-25 | Panasonic Corporation | Semiconductor device and manufacturing method thereof |
US8350389B2 (en) * | 2009-10-09 | 2013-01-08 | Elpida Memory, Inc. | Semiconductor device and information processing system including the same |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7902643B2 (en) * | 2006-08-31 | 2011-03-08 | Micron Technology, Inc. | Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods |
US7427803B2 (en) | 2006-09-22 | 2008-09-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electromagnetic shielding using through-silicon vias |
KR20090096174A (en) * | 2008-03-07 | 2009-09-10 | 주식회사 하이닉스반도체 | Circuit substrate and semiconductor package using the circuit substrate |
-
2008
- 2008-12-08 US US12/330,455 patent/US8227889B2/en active Active
-
2012
- 2012-06-22 US US13/530,131 patent/US20120261834A1/en not_active Abandoned
Patent Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5424245A (en) * | 1994-01-04 | 1995-06-13 | Motorola, Inc. | Method of forming vias through two-sided substrate |
US7251351B2 (en) * | 2000-06-09 | 2007-07-31 | Idex Asa | Sensor unit, especially for fingerprint sensors |
US20040188826A1 (en) * | 2003-03-31 | 2004-09-30 | Palanduz Cengiz A. | Interposer with signal and power supply through vias |
US20050233581A1 (en) * | 2004-03-31 | 2005-10-20 | Nec Electronics Corporation | Method for manufacturing semiconductor device |
US20070001312A1 (en) * | 2005-06-30 | 2007-01-04 | Shinko Electric Industries Co., Ltd. | Semiconductor chip and method of manufacturing the same |
US20070134819A1 (en) * | 2005-12-12 | 2007-06-14 | Elpida Memory, Inc. | Semiconductor device and method of manufacturing the same |
US7589390B2 (en) * | 2006-03-10 | 2009-09-15 | Teledyne Technologies, Incorporated | Shielded through-via |
US20080079168A1 (en) * | 2006-09-29 | 2008-04-03 | Infineon Technologies Ag | Semiconductor element comprising a supporting structure and production method |
US7525186B2 (en) * | 2006-09-30 | 2009-04-28 | Hynix Semiconductor Inc. | Stack package having guard ring which insulates through-via interconnection plug and method for manufacturing the same |
US7701057B1 (en) * | 2007-04-25 | 2010-04-20 | Xilinx, Inc. | Semiconductor device having structures for reducing substrate noise coupled from through die vias |
US8012796B2 (en) * | 2007-05-15 | 2011-09-06 | International Business Machines Corporation | Apparatus and methods for constructing semiconductor chip packages with silicon space transformer carriers |
US20090051039A1 (en) * | 2007-08-24 | 2009-02-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-substrate via for semiconductor device |
US8058708B2 (en) * | 2007-08-24 | 2011-11-15 | Honda Motor Co., Ltd. | Through hole interconnection structure for semiconductor wafer |
US7906431B2 (en) * | 2007-11-19 | 2011-03-15 | Oki Semiconductor Co., Ltd. | Semiconductor device fabrication method |
US20090134500A1 (en) * | 2007-11-26 | 2009-05-28 | Chen-Cheng Kuo | Structures for Preventing Cross-talk Between Through-Silicon Vias and Integrated Circuits |
US7561410B1 (en) * | 2007-12-21 | 2009-07-14 | Industrial Technology Research Institute | Hybrid capacitor |
US7875552B2 (en) * | 2008-06-10 | 2011-01-25 | Samsung Electronics Co., Ltd. | Methods of forming integrated circuit chips having vertically extended through-substrate vias therein and chips formed thereby |
US8338958B2 (en) * | 2008-09-26 | 2012-12-25 | Panasonic Corporation | Semiconductor device and manufacturing method thereof |
US8063469B2 (en) * | 2008-09-30 | 2011-11-22 | Infineon Technologies Ag | On-chip radio frequency shield with interconnect metallization |
US7825024B2 (en) * | 2008-11-25 | 2010-11-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming through-silicon vias |
US20100133696A1 (en) * | 2008-12-02 | 2010-06-03 | Ming-Fa Chen | Isolation Structure for Protecting Dielectric Layers from Degradation |
US8350389B2 (en) * | 2009-10-09 | 2013-01-08 | Elpida Memory, Inc. | Semiconductor device and information processing system including the same |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130015504A1 (en) * | 2011-07-11 | 2013-01-17 | Chien-Li Kuo | Tsv structure and method for forming the same |
Also Published As
Publication number | Publication date |
---|---|
US8227889B2 (en) | 2012-07-24 |
US20100140749A1 (en) | 2010-06-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8227889B2 (en) | Semiconductor device | |
US20220375864A1 (en) | Multi-chip modules formed using wafer-level processing of a reconstituted wafer | |
US10199273B2 (en) | Method for forming semiconductor device with through silicon via | |
US8748287B2 (en) | System on a chip with on-chip RF shield | |
CN101510536B (en) | Semiconductor device and a method of manufacturing the semiconductor device | |
US8174124B2 (en) | Dummy pattern in wafer backside routing | |
US9870980B2 (en) | Semiconductor package with through silicon via interconnect | |
US20140021591A1 (en) | Emi shielding semiconductor element and semiconductor stack structure | |
US8866258B2 (en) | Interposer structure with passive component and method for fabricating same | |
US20050101116A1 (en) | Integrated circuit device and the manufacturing method thereof | |
KR20130097766A (en) | Semiconductor chip with redundant thru-silicon-vias | |
US9184113B1 (en) | Methods of forming coaxial feedthroughs for 3D integrated circuits | |
US20230223390A1 (en) | Semiconductor package | |
KR101139699B1 (en) | passive component-stacked semiconductor chip, 3-dimensional multi-chip and 3-dimensional multi-chip package having the same | |
TWI460838B (en) | Semiconductor device | |
US9461017B1 (en) | Electronic package that includes a plurality of integrated circuit devices bonded in a three-dimensional stack arrangement | |
CN115312493A (en) | Semiconductor structure and forming method thereof | |
US20230130354A1 (en) | Three-dimensional semiconductor package having a stacked passive device | |
US20240072004A1 (en) | Semiconductor device with circuit components formed through inter-die connections | |
KR101212794B1 (en) | Semiconductor pacakge and method of manufacturing the same | |
US20240153901A1 (en) | Methods of Integrated Chip of Ultra-Fine Pitch Bonding and Resulting Structures | |
US20240071823A1 (en) | Semiconductor device circuitry formed through volumetric expansion | |
US20230335510A1 (en) | Coupled loop and void structure integrated in a redistribution layer of a chip package | |
US20240128176A1 (en) | Semiconductor package | |
CN107017230B (en) | Multi-level chip interconnect |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: UNITED MICROELECTRONICS CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KUO, CHIEN-LI;REEL/FRAME:028423/0542 Effective date: 20081207 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |