US20120248611A1 - Interconnecting structure production method, and interconnecting structure - Google Patents
Interconnecting structure production method, and interconnecting structure Download PDFInfo
- Publication number
- US20120248611A1 US20120248611A1 US13/493,476 US201213493476A US2012248611A1 US 20120248611 A1 US20120248611 A1 US 20120248611A1 US 201213493476 A US201213493476 A US 201213493476A US 2012248611 A1 US2012248611 A1 US 2012248611A1
- Authority
- US
- United States
- Prior art keywords
- layer
- alloy
- interconnecting structure
- interconnecting
- oxide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 title abstract description 14
- 239000004065 semiconductor Substances 0.000 claims abstract description 52
- 229910045601 alloy Inorganic materials 0.000 claims abstract description 44
- 239000000956 alloy Substances 0.000 claims abstract description 44
- 239000000758 substrate Substances 0.000 claims abstract description 29
- 239000002019 doping agent Substances 0.000 claims abstract description 11
- 230000001590 oxidative effect Effects 0.000 claims abstract description 11
- 229910000881 Cu alloy Inorganic materials 0.000 claims description 66
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 51
- 230000004888 barrier function Effects 0.000 claims description 31
- 238000009792 diffusion process Methods 0.000 claims description 28
- 239000000654 additive Substances 0.000 claims description 24
- 230000000996 additive effect Effects 0.000 claims description 24
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 12
- 229910052710 silicon Inorganic materials 0.000 claims description 12
- 239000010703 silicon Substances 0.000 claims description 12
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 6
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 4
- 238000010438 heat treatment Methods 0.000 abstract description 32
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 abstract description 20
- 239000010949 copper Substances 0.000 description 68
- 239000007789 gas Substances 0.000 description 50
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 description 34
- 230000000052 comparative effect Effects 0.000 description 28
- 229910002482 Cu–Ni Inorganic materials 0.000 description 25
- 239000010408 film Substances 0.000 description 21
- 239000000523 sample Substances 0.000 description 21
- 238000004458 analytical method Methods 0.000 description 19
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 18
- 239000001301 oxygen Substances 0.000 description 18
- 229910052760 oxygen Inorganic materials 0.000 description 18
- 238000004833 X-ray photoelectron spectroscopy Methods 0.000 description 16
- 229910052802 copper Inorganic materials 0.000 description 16
- 238000000034 method Methods 0.000 description 15
- PXHVJJICTQNCMI-UHFFFAOYSA-N nickel Substances [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 13
- 238000010586 diagram Methods 0.000 description 12
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 11
- 239000011572 manganese Substances 0.000 description 11
- 239000010409 thin film Substances 0.000 description 11
- 229910052748 manganese Inorganic materials 0.000 description 10
- 229910052759 nickel Inorganic materials 0.000 description 10
- 239000011521 glass Substances 0.000 description 9
- 230000008569 process Effects 0.000 description 9
- 238000004544 sputter deposition Methods 0.000 description 9
- 229910052751 metal Inorganic materials 0.000 description 8
- 239000013077 target material Substances 0.000 description 7
- 229910052719 titanium Inorganic materials 0.000 description 7
- 239000004973 liquid crystal related substance Substances 0.000 description 6
- 229910052782 aluminium Inorganic materials 0.000 description 5
- 239000002184 metal Substances 0.000 description 5
- 229910052750 molybdenum Inorganic materials 0.000 description 5
- 238000005477 sputtering target Methods 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 239000002131 composite material Substances 0.000 description 4
- 239000000470 constituent Substances 0.000 description 4
- 238000011156 evaluation Methods 0.000 description 4
- 239000012535 impurity Substances 0.000 description 4
- 230000003647 oxidation Effects 0.000 description 4
- 238000007254 oxidation reaction Methods 0.000 description 4
- 238000003491 array Methods 0.000 description 3
- 230000005587 bubbling Effects 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 229910052742 iron Inorganic materials 0.000 description 3
- 229910052749 magnesium Inorganic materials 0.000 description 3
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- 229910052725 zinc Inorganic materials 0.000 description 3
- 229910052726 zirconium Inorganic materials 0.000 description 3
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- VZSRBBMJRBPUNF-UHFFFAOYSA-N 2-(2,3-dihydro-1H-inden-2-ylamino)-N-[3-oxo-3-(2,4,6,7-tetrahydrotriazolo[4,5-c]pyridin-5-yl)propyl]pyrimidine-5-carboxamide Chemical compound C1C(CC2=CC=CC=C12)NC1=NC=C(C=N1)C(=O)NCCC(N1CC2=C(CC1)NN=N2)=O VZSRBBMJRBPUNF-UHFFFAOYSA-N 0.000 description 1
- DEXFNLNNUZKHNO-UHFFFAOYSA-N 6-[3-[4-[2-(2,3-dihydro-1H-inden-2-ylamino)pyrimidin-5-yl]piperidin-1-yl]-3-oxopropyl]-3H-1,3-benzoxazol-2-one Chemical compound C1C(CC2=CC=CC=C12)NC1=NC=C(C=N1)C1CCN(CC1)C(CCC1=CC2=C(NC(O2)=O)C=C1)=O DEXFNLNNUZKHNO-UHFFFAOYSA-N 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 229910017566 Cu-Mn Inorganic materials 0.000 description 1
- 229910017871 Cu—Mn Inorganic materials 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- PWHULOQIROXLJO-UHFFFAOYSA-N Manganese Chemical compound [Mn] PWHULOQIROXLJO-UHFFFAOYSA-N 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- 229910000990 Ni alloy Inorganic materials 0.000 description 1
- 229910019142 PO4 Inorganic materials 0.000 description 1
- 229910004205 SiNX Inorganic materials 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000002500 effect on skin Effects 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- NBIIXXVUZAFLBC-UHFFFAOYSA-K phosphate Chemical compound [O-]P([O-])([O-])=O NBIIXXVUZAFLBC-UHFFFAOYSA-K 0.000 description 1
- 239000010452 phosphate Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- IKNCGYCHMGNBCP-UHFFFAOYSA-N propan-1-olate Chemical compound CCC[O-] IKNCGYCHMGNBCP-UHFFFAOYSA-N 0.000 description 1
- 238000005546 reactive sputtering Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76861—Post-treatment or after-treatment not introducing additional chemical elements into the layer
- H01L21/76864—Thermal treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76867—Barrier, adhesion or liner layers characterized by methods of formation other than PVD, CVD or deposition from a liquids
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
- H01L29/456—Ohmic electrodes on silicon
- H01L29/458—Ohmic electrodes on silicon for thin film silicon, e.g. source or drain electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to an interconnecting structure (or wiring structure) production method and an interconnecting structure.
- it relates to an interconnecting structure (or wiring structure) production method and an interconnecting structure, for use in electronic device interconnections (or wirings).
- a conventional thin film transistor substrate with a semiconductor layer, source and drain electrodes for a thin film transistor is known, in which the source and drain electrodes each consist of an oxygen containing layer, and a thin pure copper or copper alloy film. Part or all of oxygen constituting the oxygen containing layers is bonded to silicon of the semiconductor layer of the thin film transistor.
- the thin pure copper or copper alloy films are connected to the semiconductor layer of the thin film transistor via the oxygen containing layers, respectively.
- the oxygen containing layers in this thin film transistor substrate are formed by plasma oxidation or thermal oxidation.
- This thin film transistor substrate thus constructed can exhibit excellent TFT (thin film transistor) characteristics, even if no barrier metal layer is formed between the source and drain electrodes, and the semiconductor layer of the thin film transistor.
- the thin film transistor substrate disclosed by JP-A-2009-4518 may cause residual damage in the oxygen containing layers, when the oxygen containing layers are formed by plasma oxidation. Also, when the oxygen containing layers are formed by thermal oxidation, the thin film transistor substrate disclosed by JP-A-2009-4518 may be not practical in that the rate at which the oxygen containing layers form is as slow as on the order of a few nm/hour.
- an object of the present invention to provide an interconnecting structure production method and an interconnecting structure, which is low in production cost.
- an interconnecting structure production method comprises:
- an interconnecting structure comprises:
- the surface of a doped semiconductor layer is oxidized by water molecule containing oxidizing gas, so that an interconnecting structure can be formed at a high rate and with no damage to an oxide layer, therefore without the need to form a barrier layer formed of Mo, Ti, or the like used in electronic device interconnections such as liquid crystal panel TFT arrays, and the like, and therefore allowing electronic device production for a short time. That is, the interconnecting structure can be fabricated without forming the barrier layer formed of expensive Mo, Ti, or the like, and the costs for producing electronic devices with the interconnecting structure can therefore be reduced.
- FIG. 1 is a diagram showing a flow of a process for producing an interconnecting structure in an embodiment of the invention
- FIG. 2 is a schematic diagram showing an oxide layer forming step involved in the interconnecting structure production process in the present embodiment
- FIG. 3 is an exemplary cross-sectional view showing an interconnecting structure in an embodiment of the invention.
- FIG. 4 is a diagram showing a result of XPS analysis of an interface between an n+ type a-Si layer and a Cu—Ni alloy layer in Example 1;
- FIG. 5 is a diagram showing a result of XPS analysis of an interface between an n+ type a-Si layer and a Cu—Ni alloy layer in Example 1;
- FIG. 6 is a diagram showing a result of XPS analysis of an interface between an n+ type a-Si layer and a Cu—Ni alloy layer in Example 2;
- FIG. 7 is a diagram showing a result of XPS analysis of an interface between an n+ type a-Si layer and a Cu—Ni alloy layer in Example 2;
- FIG. 8 is a diagram showing a result of XPS analysis of an interface between an n+ type a-Si layer and a Cu—Ni alloy layer in Comparative Example 1;
- FIG. 9 is a diagram showing a result of XPS analysis of an interface between an n+ type a-Si layer and a Cu—Ni alloy layer in Comparative Example 1;
- FIG. 10 is a schematic diagram showing a test for evaluating an ohmic contact property
- FIG. 11 is a diagram showing a V-I (voltage-current) characteristic of an interconnecting structure in Example 1;
- FIG. 12 is a diagram showing a V-I characteristic of an interconnecting structure in Example 2.
- FIG. 13 is a diagram showing a V-I characteristic of an interconnecting structure in Comparative Example 1.
- FIG. 1 shows one example of a flow of a process for producing an interconnecting structure in an embodiment of the invention.
- FIG. 2 schematically shows an oxide layer forming step involved in the interconnecting structure production process in the present embodiment.
- FIG. 3 is an exemplary cross-sectional view showing an interconnecting structure in an embodiment of the invention.
- An interconnecting structure 1 in this embodiment is for use in electronic device interconnections.
- the interconnecting structure 1 is for use in electronic devices using silicon (Si) semiconductors, such as liquid crystal panel TFT (thin film transistor) devices, silicon solar cells, etc.
- Si silicon
- TFT thin film transistor
- Its interconnection itself to be formed contains a copper (Cu).
- One example of the process for fabricating the interconnecting structure 1 is as follows.
- a substrate 10 (see FIG. 3 ) to fabricate a specified electronic device on is prepared (substrate providing step).
- the substrate 10 may use a glass substrate, for example.
- an amorphous silicon layer (herein referred to as “a-Si layer 20 ” (see FIG. 3 )) is formed over the prepared substrate 10 as a semiconductor layer (semiconductor layer forming step S 10 (see FIG. 1 )).
- the a-Si layer 20 may be formed by use of a film forming method, for example, by plasma chemical vapor deposition (CVD).
- the doped semiconductor layer may be a doped silicon layer, for example.
- n-type dopants e.g. arsenic, phosphorus, etc.
- p-type dopants e.g. boron, aluminum, etc.
- a silicon layer doped with a specified concentration of n-type dopant, n + -Si layer 22 is formed over the a-Si layer 20 as the doped semiconductor layer.
- the doped semiconductor layer may also be formed by use of a film forming method, for example, by plasma CVD.
- the surface of the doped semiconductor layer is oxidized to thereby form an oxide layer on that surface.
- the oxide layer is formed by guiding a water molecule containing oxidizing gas over the surface of the doped semiconductor layer, and heating the doped semiconductor layer (oxide layer forming step S 30 ).
- the oxidizing gas may use a gas for providing “Si” with “O”, such as an ozone gas.
- the doped semiconductor layer is a Si layer such as the n + -Si layer 22
- the resulting oxide layer is a silicon oxide layer (Si oxide layer 24 (see FIG. 3 )).
- the oxide layer forming apparatus 5 comprises an ozone producing device 40 for producing an ozone gas 4 , a bubbler 50 for the ozone gas 4 produced by the ozone producing device 40 to be guided therethrough, and a chamber 60 for the ozone gas 4 passed through the bubbler 50 to be guided therethrough.
- the ozone producing device 40 and the bubbler 50 are connected by a duct 40 a
- the bubbler 50 and the chamber 60 are connected by a duct 50 c .
- the chamber 60 is provided with a stage 62 for a sample 2 to be placed thereon, a heater 64 for heating the stage 62 , an inlet 66 for the atmosphere gas in the chamber 60 to be guided therethrough, and an exhaust gas outlet 68 for the atmosphere gas in the chamber 60 to be vented therethrough.
- the bubbler 50 consists of a solution tank 50 a for storing water, and a cover 50 b with openings in its portions for the ducts 40 a and 50 c, respectively, to be guided therethrough into the solution tank 50 a.
- the inside of the solution tank 50 a is shielded from outside by the cover 50 b.
- An end of the duct 40 a is guided into the water stored in the solution tank 50 a , while an end of the duct 50 c is fixed to be positioned at a distance above the surface of the water.
- This allows the gas passed through the duct 40 a to be discharged into the water stored in the solution tank 50 a. That is, that gas allows the water to bubble, and that gas thereby contains water molecules (bubbling step).
- the water may use pure water 6 (e.g. pure water with a specific resistance of a few M ⁇ cm).
- the oxide layer forming step S 30 is more specifically described. First, the sample 2 with the n + -Si layer 22 formed thereon is guided into the chamber 60 . The sample 2 is then placed on the stage 62 in such a manner that its surface to form the oxide layer over is exposed in the chamber 60 . Subsequently, the ozone gas 4 produced in the ozone producing device 40 is passed through the duct 40 a and guided into the bubbler 50 . The ozone gas 4 is discharged from the end of the duct 40 a into the pure water 6 , to thereby absorb water molecules, and move toward the end of the duct 50 c. The ozone gas 4 is passed in the pure water 6 , thereby containing water molecules, in other words, being humidified.
- the humidified ozone gas 4 is passed through the duct 50 c and guided into the chamber 60 .
- the sample 2 is heated at a specified temperature (e.g. a temperature of between not less than 200° C. and not more than 300° C.) by the heater 64 .
- the humidified ozone gas 4 then arrives at the heated surface of the sample 2 , thereby oxidizing the surface of the sample 2 . That is, the sample 2 is placed in the atmosphere of the humidified ozone gas 4 , and heated therein, thereby allowing the surface of the sample 2 to be oxidized by the ozone gas 4 . This allows the Si oxide layer 24 to be formed without damaging the surface of the sample 2 , i.e. the surface of the n + -Si layer 22 .
- the thickness of the Si oxide layer 24 is formed to be within a range of being capable of electrical conduction between the n + -Si layer 22 and a later-described Cu alloy layer 30 .
- the thickness of the Si oxide layer 24 is formed to range between not less than 1 nm and not more than 5 nm.
- the pressure within the chamber 60 is held at atmospheric pressure, for example.
- the humidified ozone gas 4 then forms a steady stream (i.e. a flow of the humidified ozone gas 4 held at a constant flow rate) from the inlet 66 toward the exhaust gas outlet 68 .
- a steady stream of the ozone gas 4 may be formed from the inlet 66 toward the exhaust gas outlet 68 , by the ozone producing device 40 steadily discharging the ozone gas 4 at a predetermined pressure. This allows the fresh humidified ozone gas 4 to be steadily fed into the surface of the sample 2 , i.e. the surface of the n + -Si layer 22 .
- the thickness of the Si oxide layer 24 may be adjusted by changing the period of time of heating the sample 2 . For example, increasing the length of the heating time allows the thickness of the Si oxide layer 24 formed over the n + -Si layer 22 to increase.
- the humidified ozone gas 4 is contacted with the surface of the sample 2 for a few minutes, thereby allowing the rate at which the Si oxide layer 24 forms to be on the order of 1 nm (i.e. on the order of a few nm/minute).
- the sample 2 with the Si oxide layer 24 formed therein is taken out from the oxide layer forming apparatus 5 .
- the sample 2 taken out is then guided into a sputtering apparatus, for example.
- a Cu alloy layer 30 is then formed over the Si oxide layer 24 by sputtering (alloy layer forming step S 40 ).
- the Cu alloy layer 30 is a layer formed of a Cu alloy composed of a Cu, a specified additive element, and an inevitable impurity, for example.
- a copper alloy sputtering target material formed of that Cu alloy is prepared, to form the Cu alloy layer 30 over the Si oxide layer 24 by sputtering.
- the additive element contained in the Cu alloy there is at least one metal element selected from the group consisting of Ni, Co, Mn, Zn, Mg, Al, Zr, Ti, Fe, and Ag, for example. That is, the Cu alloy in this embodiment is composed of a Cu, at least one metal element of these metal elements, and an inevitable impurity.
- the Cu alloy may be made up to contain a Cu, a plurality of metal elements included in these metal elements, and an inevitable impurity.
- the Cu alloy forming the Cu alloy layer 30 may particularly use a Cu alloy composed of a Cu, a concentration of Ni (nickel) or Mn (manganese) of between not less than 1 at % and not more than 5 at % added to the Cu, and an inevitable impurity.
- the resistivity of the Cu alloy containing a concentration of Ni or Mn of between not less than 1 at % and not more than 5 at % is higher than the resistivity of a pure Cu, 2 ⁇ cm, and the resistivity of a pure Al (aluminum), 3 ⁇ cm, and lower than the resistivity of a Mo (molybdenum), of the order of 20 ⁇ cm.
- a Cu layer 32 is formed over the Cu alloy layer 30 as a low resistivity interconnecting layer having a resistivity lower than the resistivity of at least an Al (interconnecting layer forming step S 50 ). This results in the interconnecting structure 1 in this embodiment.
- the Cu alloy layer 30 and the Cu layer 32 constitute a stacked layer electrode structure.
- the Cu layer 32 is a layer formed of a pure Cu, for example.
- a copper alloy sputtering target material formed of that pure Cu is prepared, to form the Cu layer 32 over the Cu alloy layer 30 by sputtering.
- the pure Cu may use an oxygen free copper whose purity is not less than 99.9% (3 Nines).
- the pure Cu may use a high purity oxygen free copper, such as an oxygen free copper whose purity is not less than 99.99% (4 Nines), an oxygen free copper whose purity is not less than 99.999% (5 Nines), or the like.
- a diffusion barrier layer may further be formed by heating the interconnecting structure 1 at a temperature of between not less than 200° C. and not more than 300° C., to make the additive element contained in the Cu alloy layer 30 dense (diffusion barrier layer forming step).
- the diffusion barrier layer is formed as follows. The formation of the Cu alloy layer 30 and the Cu layer 32 is first followed by heat treatment of the interconnecting structure 1 at not less than about 200° C. and not more than about 300° C. in a TFT fabricating process (e.g. its insulating film forming step), for example. This heat treatment allows the additive element contained in the Cu alloy layer 30 to move to the interface between the Si oxide layer 24 and the Cu alloy layer 30 , and thereby become dense in the interface therebetween.
- the oxygen in the Si oxide layer 24 and that additive element then form an oxide layer with that additive element.
- This oxide layer is the diffusion barrier layer in this embodiment.
- the interconnecting structure 1 after the formation of the Cu alloy layer 30 and the Cu layer 32 may directly be used in a TFT fabricating process (that is, the interconnecting structure 1 may, without the heat treatment at not less than about 200° C. and not more than about 300° C. as mentioned above, be used in a TFT fabricating process). In this case, as one example, the use of the heat treatment at not less than about 200° C. and not more than about 300° C. in the CVD step of forming a SiN insulating layer involved in the TFT fabricating process allows the diffusion barrier layer to automatically form in the interconnecting structure 1 .
- the Cu alloy layer 30 is first formed by the Cu alloy added the additive element to a Cu.
- the Cu alloy layer 30 is then heated. This heat treatment allows the skin effect to move the additive element in the Cu alloy layer 30 to the interface between the Si oxide layer 24 and the Cu alloy layer 30 .
- the concentration of the additive element in the Cu alloy layer 30 then decreases, while the concentration of the additive element in that interface increases.
- the additive element made dense in that interface reacts with the oxygen in the Si oxide layer 24 to form an oxide with that additive element.
- the additive element to use for the Cu alloy layer 30 is therefore preferred which allows the resultant diffusion barrier layer to have excellent heat resistance, and which tends to move to the interface between the Si oxide layer 24 and the Cu alloy layer 30 .
- the diffusion barrier layer inhibits the Cu diffusion into the n + -Si layer 22 .
- the diffusion barrier layer reinforces the function, provided by the Si oxide layer 24 , of inhibiting the Cu from diffusing into the n + -Si layer 22 .
- the formation of the diffusion barrier layer at the interface between the Si oxide layer 24 and the Cu alloy layer 30 allows enhancement of the adhesion between the Si oxide layer 24 and the Cu alloy layer 30 . Since the Si oxide layer 24 is then a few nm thick, electrical conduction between the Si oxide layer 24 and the Cu alloy layer 30 can be ensured by a tunneling current.
- the SiO 2 of the Si oxide layer 24 and the Cu alloy constituent of the Cu alloy layer 30 may react to thereby form a layer formed of a composite oxide (herein referred to as “composite oxide layer”) between the Si oxide layer 24 and the Cu alloy layer 30 , in which case that composite oxide layer permits electrical conduction.
- composite oxide layer a composite oxide
- FIG. 3 is an exemplary cross-sectional view showing an interconnecting structure formed according to the interconnecting structure production method described in FIGS. 1 and 2 .
- the interconnecting structure 1 in this embodiment includes the substrate 10 , the a-Si layer 20 formed over the substrate 10 as a semiconductor layer, the n + -Si layer 22 formed over the a-Si layer 20 as a doped semiconductor layer, the Si oxide layer 24 formed over the n + -Si layer 22 as an oxide layer, the Cu alloy layer 30 formed over the Si oxide layer 24 as an alloy layer, and the Cu layer 32 formed over the Cu alloy layer 30 as an interconnecting layer.
- the diffusion barrier layer is formed to have a specified thickness at the interface between the Si oxide layer 24 and the Cu alloy layer 30 .
- the interconnecting structure 1 in this embodiment can be formed at a high rate and with no damage to the Si oxide layer 24 , therefore without the need to form a barrier layer formed of Mo, Ti, or the like used in electronic device interconnections such as liquid crystal panel TFT arrays, and the like, and therefore allowing electronic device production for a short time. That is, the interconnecting structure 1 can be fabricated without forming a barrier layer formed of expensive Mo, Ti, or the like, and the costs for producing electronic devices with the interconnecting structure 1 in this embodiment can therefore be reduced.
- the Si oxide layer 24 can be formed to cover the entire surface of the n + -Si layer 22 . This allows the resulting Si oxide layer 24 to exhibit the sufficient diffusion barrier property, compared to, for example, reactive sputtering using a mixture of Ar and O 2 gases, which may cause portion of the surface of the doped semiconductor layer to form no oxide layer, and which may therefore cause the element in the doped semiconductor layer to diffuse from that portion.
- the interconnecting structure 1 in this embodiment includes the interconnection of the Cu layer 32 having a resistance lower than Al interconnections, the use of the interconnecting structure 1 for TFT arrays allows reductions of their design costs required for large-sized and high-definition liquid crystal panels.
- the interconnecting structure 1 in this embodiment includes the interconnection with the Cu layer 32 stacked over the Cu alloy layer 30 . It is therefore possible to realize the interconnection having a resistance lower than interconnections formed of an Al/Mo stack, and interconnections formed of a Cu/Mo stack, where that interconnection, the interconnections formed of the Al/Mo stack, and the interconnections formed of the Cu/Mo stack, have the same cross sectional area, for example.
- Examples 1 and 2 formed based on the embodiment, and an interconnecting structure in Comparative Example 1.
- the difference between Examples 1 and 2, and Comparative Example 1 is resultant oxide film thickness only.
- the interconnecting structures in Examples 1 and 2, and Comparative Example 1 are fabricated as follows.
- a glass substrate is prepared as the substrate 10 .
- an approximately 200 nm thick film of a-Si layer 20 is a hydrogenated amorphous silicon layer (a-Si:H layer) containing hydrogen in the source gas.
- a-Si:H layer is also used in liquid crystal panel manufacture.
- a 50 nm thick film of conductive n + -type a-Si layer 22 is doped with phosphorus, by plasma CVD using SiH 4 and PH 3 gases as its source gas.
- an oxide layer 24 is formed in the surface of the n + -type a-Si layer 22 .
- a sample 2 with the n + -type a-Si layer 22 formed therein is first placed on the stage 62 in the chamber 60 .
- the ozone gas 4 produced by the ozone producing device 40 is guided into the bubbler 50 with the pure water 6 stored therein, to humidify the ozone gas 4 by bubbling.
- the humidified ozone gas 4 is guided into the chamber 60 whose internal pressure is held at atmospheric pressure. A steady stream of the humidified ozone gas 4 is then formed, followed by heating the sample 2 at 250° C.
- the sample 2 is heated in the stream of the humidified ozone gas 4 , to thereby oxidize the surface of the n + -type a-Si layer 22 . Specifically, the sample 2 is heated for 3 minutes, thereby resulting in a 1 nm thick oxide film 24 being formed in the surface of the n + -type a-Si layer 22 .
- the oxide film thickness is measured by use of a spectrometric ellipsometer.
- a 100 nm thick Cu—Ni alloy layer 30 is formed over the oxide film 24 .
- the Cu—Ni alloy layer 30 is formed by sputtering using a Cu-5 at % Ni alloy target material.
- a 200 nm thick pure Cu layer 32 is formed over the Cu—Ni alloy layer 30 .
- the pure Cu layer 32 is formed by sputtering using a pure Cu target material formed of a 4 Nines purity oxygen free copper.
- Example 2 the interconnecting structure is fabricated in the same manner, except that the sample 2 is heated in the stream of the humidified ozone gas 4 for 22 minutes, thereby resulting in a 5 nm thick oxide film 24 being formed in the surface of the n + -type a-Si layer 22 .
- the interconnecting structure is fabricated in the same manner, except that the sample 2 is heated in the stream of the humidified ozone gas 4 for 58 minutes, thereby resulting in a 10 nm thick oxide film 24 being formed in the surface of the n + -type a-Si layer 22 .
- FIGS. 4 to 9 respectively show the results of XPS analysis of the interface between the n+ type a-Si layer 22 and the Cu—Ni alloy layer 30 .
- FIG. 4 shows the result of the XPS analysis of the interface between the n+ type a-Si layer 22 and the Cu—Ni alloy layer 30 before the heat treatment of the interconnecting structure in Example 1, while FIG.
- FIG. 5 shows the result of the XPS analysis of the interface between the n+ type a-Si layer 22 and the Cu—Ni alloy layer 30 after the heat treatment of the interconnecting structure in Example 1.
- FIG. 6 shows the result of the XPS analysis of the interface between the n+ type a-Si layer 22 and the Cu—Ni alloy layer 30 before the heat treatment of the interconnecting structure in Example 2
- FIG. 7 shows the result of the XPS analysis of the interface between the n+ type a-Si layer 22 and the Cu—Ni alloy layer 30 after the heat treatment of the interconnecting structure in Example 2.
- FIG. 6 shows the result of the XPS analysis of the interface between the n+ type a-Si layer 22 and the Cu—Ni alloy layer 30 after the heat treatment of the interconnecting structure in Example 1.
- FIG. 7 shows the result of the XPS analysis of the interface between the n+ type a-Si layer 22 and the Cu—Ni alloy layer 30 after the heat treatment of the interconnecting
- FIG. 8 shows the result of the XPS analysis of the interface between the n+ type a-Si layer 22 and the Cu—Ni alloy layer 30 before the heat treatment of the interconnecting structure in Comparative Example 1
- FIG. 9 shows the result of the XPS analysis of the interface between the n+ type a-Si layer 22 and the Cu—Ni alloy layer 30 after the heat treatment of the interconnecting structure in Comparative Example 1.
- the heat treatment is followed by removal of the pure Cu layer 32 and the Cu alloy layer 30 with a phosphate Cu etchant.
- the sheet resistance of the exposed oxide layer 24 is then measured with a four terminal method.
- FIG. 10 schematically shows a test for evaluating an ohmic contact property
- FIGS. 11 to 13 show V-I (voltage-current) characteristics of interconnecting structures in Examples 1 and 2, and Comparative Example 1, respectively.
- Samples for evaluating an ohmic contact property are fabricated as follows. First, using photolithography, a resist pattern is formed prior to heat treatment, for each of the interconnecting structures in Examples 1 and 2, and Comparative Example 1. The resist pattern has 3 mm square patterns spaced 1 mm apart. Following that, using the formed resist pattern as a mask, the pure Cu layer 32 and the Cu—Ni alloy layer 30 are removed by wet etching. This results in a shape in which 3 mm square pads (herein referred to as “electrode pads”) formed of the pure Cu layer 32 and the Cu—Ni alloy layer 30 are spaced 1 mm apart, for each of Examples 1 and 2, and Comparative Example 1.
- electrode pads 3 mm square pads
- the oxide layer 24 between the electrode patterns is removed.
- the 300° C. heat treatment is performed in a vacuum for 1 hour. This results in the samples for evaluating an ohmic contact property.
- the ohmic contact property evaluation is implemented with probes 70 a and 70 b contacting the two electrode pads, respectively, and by using a source measure unit 72 with a power supply and a meter integral with each other, permitting electrical conduction between the two electrodes, and measuring the V-I (voltage-current) characteristic of the a-Si layer 22 therebetween.
- the interconnecting structures in Examples 1 and 2 exhibit the linear V-I characteristic. It is therefore shown that the interconnecting structures in Examples 1 and 2 give the ohmic contact between the a-Si layer 22 and the Cu—Ni alloy layer 30 .
- FIG. 13 on the other hand, it is shown that the interconnecting structure in Comparative Example 1 gives no electrical conduction, and therefore no ohmic contact between the a-Si layer 22 and the Cu—Ni alloy layer 30 .
- the resistivity of the pure Cu layer 32 is measured with a van der Pauw method. It is shown that Examples 1 and 2, and Comparative Example 1 all have a resistivity of the order of 2.0 ⁇ cm, which is substantially the same as a resistivity of a pure Cu. Table 1 shows the summarized results of the ohmic contact property evaluation, and the resistivity of the pure Cu layer 32 , for the interconnecting structures in Examples 1 and 2, and Comparative Example 1.
- Table 2 shows the results of comparing the diffusion barrier property, the electrical conduction property, and the adhesion property of the oxide film 24 .
- Example 3 Pure Cu Good (over Good (13 M ⁇ ) Good range, >5 M ⁇ )
- Example 4 Cu—1 at % Ni Good (over Good (10 M ⁇ ) Good range, >5 M ⁇ )
- Example 5 Cu—5 at % Ni Good (over Good (11 M ⁇ ) Good range, >5 M ⁇ )
- Example 6 Cu—10 at % Ni Good (over Good (12 M ⁇ ) Good range, >5 M ⁇ )
- Example 7 Cu—1 at % Mn Good (over Good (6 M ⁇ ) Good range, >5 M ⁇ )
- Example 8 Cu—5 at % Mn Good (over Good (7 M ⁇ ) Good range, >5 M ⁇ )
- Example 9 Cu—10 at % Mn Good (over Good (9 M ⁇ ) Good range, >5 M ⁇ ) Compar- Pure Cu (with Poor (300 ⁇ ) Poor (over Poor ative no Si oxide range, Example 2 layer) >50 M ⁇ )
- an interconnecting structure in Example 3 is prepared that comprises a glass substrate 10 , an a-Si layer 20 formed over the glass substrate 10 , an n + -Si layer 22 formed over the a-Si layer 20 , a 5 nm thick Si oxide layer 24 formed over the n + -Si layer 22 , and a pure Cu layer 32 formed over the Si oxide layer 24 .
- interconnecting structures in Examples 4 to 9 are prepared that each comprise a glass substrate 10 , an a-Si layer 20 formed over the glass substrate 10 , an n + -Si layer 22 formed over the a-Si layer 20 , a 5 nm thick Si oxide layer 24 formed over the n + -Si layer 22 , and a Cu alloy layer 30 formed over the Si oxide layer 24 .
- the Cu alloy layer 30 of the interconnecting structure in Example 4 is formed of a Cu-1 at % Ni
- the Cu alloy layer 30 of the interconnecting structure in Example 5 is formed of a Cu-5 at % Ni
- the Cu alloy layer 30 of the interconnecting structure in Example 6 is formed of a Cu-10 at % Ni
- the Cu alloy layer 30 of the interconnecting structure in Example 7 is formed of a Cu-1 at % Mn
- the Cu alloy layer 30 of the interconnecting structure in Example 8 is formed of a Cu-5 at % Mn
- the Cu alloy layer 30 of the interconnecting structure in Example 9 is formed of a Cu-10 at % Mn.
- an interconnecting structure in Comparative Example 2 is prepared that comprises a glass substrate 10 , an a-Si layer 20 formed over the glass substrate 10 , an n + -Si layer 22 formed over the a-Si layer 20 , and a pure Cu layer 32 formed over the n + -Si layer 22 .
- the diffusion barrier property of the oxide film 24 is first evaluated with the pure Cu layer 32 or the Cu alloy layer 30 removed by wet etching, and by measuring the sheet resistance of the exposed Si oxide layer 24 .
- Comparative Example 2 the pure Cu layer 32 is removed, and the sheet resistance of the exposed n + -Si layer 22 is measured.
- the interconnecting structure in Comparative Example 2 has no oxide layer 24 .
- a slight electrical conduction property is then observed at 300 ⁇ .
- the electrical conduction property of the oxide film 24 is evaluated with the same method as in the “ohmic contact property between the a-Si layer 22 , and the pure Cu layer 32 and the Cu—Ni alloy layer 30 ” above. Further, the adhesion property of the oxide film 24 is evaluated by heat treatment of the interconnecting structures in Examples 3 to 9, and Comparative Example 2 in a vacuum at 300° C. for 1 hour, and subsequent outdoor exposure testing for 1 month, and visual checking of the presence/absence of peeling pure Cu layer 32 and Cu alloy layer 30 .
- the interconnecting structures in Examples 3 to 9 can all result in good electrical conduction, and good adhesion.
- the interconnecting structures in Examples 4 to 9 using the Cu—Ni or Cu—Mn alloy layer 30 result in the lower resistances in the electrical conduction property evaluation and therefore better ohmic contact properties, respectively, compared to the interconnecting structure in Example 3 using the pure Cu layer 32 . This is considered to be because after the heat treatment, the Si oxide layer 24 and the Cu alloy constituent of the Cu alloy layer 30 react to thereby form an oxide layer containing the additive element.
- the interconnecting structure in Comparative Example 2 results in no electrical conduction, and in poor adhesion. From this, it is shown that the presence of the Si oxide layer 24 permits enhancement in the adhesion of the pure Cu layer 32 and the Cu alloy layer 30 to the n + -Si layer 22 .
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
- Thin Film Transistor (AREA)
Abstract
An interconnecting structure production method includes providing a substrate, forming a semiconductor layer on the substrate, forming a doped semiconductor layer on the semiconductor layer, the doped semiconductor layer containing a dopant, forming an oxide layer in a surface of the doped semiconductor layer by heating the surface of the doped semiconductor layer in atmosphere of an oxidizing gas with a water molecule contained therein, forming an alloy layer on the oxide layer, and forming an interconnecting layer on the alloy layer.
Description
- This application is a divisional of U.S. patent application Ser. No. 12/761,742 filed on Apr. 16, 2010 which is based on Japanese Patent Application No. 2009-100703 filed on Apr. 17, 2009, the entire contents of each of which are incorporated herein by reference.
- 1. Field of the Invention
- The present invention relates to an interconnecting structure (or wiring structure) production method and an interconnecting structure. In particular, it relates to an interconnecting structure (or wiring structure) production method and an interconnecting structure, for use in electronic device interconnections (or wirings).
- 2. Description of the Related Art
- A conventional thin film transistor substrate with a semiconductor layer, source and drain electrodes for a thin film transistor is known, in which the source and drain electrodes each consist of an oxygen containing layer, and a thin pure copper or copper alloy film. Part or all of oxygen constituting the oxygen containing layers is bonded to silicon of the semiconductor layer of the thin film transistor. The thin pure copper or copper alloy films are connected to the semiconductor layer of the thin film transistor via the oxygen containing layers, respectively. The oxygen containing layers in this thin film transistor substrate are formed by plasma oxidation or thermal oxidation.
- This thin film transistor substrate thus constructed can exhibit excellent TFT (thin film transistor) characteristics, even if no barrier metal layer is formed between the source and drain electrodes, and the semiconductor layer of the thin film transistor.
- Refer to JP-A-2009-4518, for example.
- However, the thin film transistor substrate disclosed by JP-A-2009-4518 may cause residual damage in the oxygen containing layers, when the oxygen containing layers are formed by plasma oxidation. Also, when the oxygen containing layers are formed by thermal oxidation, the thin film transistor substrate disclosed by JP-A-2009-4518 may be not practical in that the rate at which the oxygen containing layers form is as slow as on the order of a few nm/hour.
- Accordingly, it is an object of the present invention to provide an interconnecting structure production method and an interconnecting structure, which is low in production cost.
- (1) According to one embodiment of the invention, an interconnecting structure production method comprises:
-
- providing a substrate;
- forming a semiconductor layer on the substrate;
- forming a doped semiconductor layer on the semiconductor layer, the doped semiconductor layer containing a dopant;
- forming an oxide layer in a surface of the doped semiconductor layer by heating the surface of the doped semiconductor layer in atmosphere of an oxidizing gas with a water molecule contained therein;
- forming an alloy layer on the oxide layer; and
- forming an interconnecting layer on the alloy layer.
- In the above embodiment (1), the following modifications and changes can be made.
-
- (i) The forming of the oxide layer includes bubbling the oxidizing gas through water to allow the oxidizing gas to contain water molecules.
- (ii) The semiconductor layer includes an amorphous silicon layer,
- the doped semiconductor layer includes a silicon layer containing the dopant, and
- the forming of the oxide layer includes using an ozone gas as the oxidizing gas, heating the doped silicon layer in the ozone gas at a temperature of not less than 200° C. and not more than 300° C. to form a silicon oxide layer in the surface of the doped silicon layer.
- (iii) The alloy layer includes a Cu alloy layer comprising Cu and an additive element, and
- the interconnecting layer includes a Cu layer.
- (iv) The method further comprises:
- forming a diffusion barrier layer by heating the Cu alloy layer at a temperature of not less than 200° C. and not more than 300° C. to allow the additive element contained in the Cu alloy layer to be condensed.
- (v) The additive element comprises at least one metal element selected from the group consisting of Ni, Co, Mn, Zn, Mg, Al, Zr, Ti, Fe, and Ag.
- (vi) The Cu alloy layer comprises Cu, and Ni or Mn with a concentration of not less than 1 at % and not more than 5 at % relative to the Cu.
- (vii) The interconnecting layer includes the Cu layer comprising oxygen free copper with a purity of not less than 3 Nines.
- (viii) The forming of the alloy layer includes sputtering a copper alloy sputtering target material comprising Cu and at least one metal element selected from the group consisting of Ni, Co, Mn, Zn, Mg, Al, Zr, Ti, Fe, and Ag as the additive element, or a copper alloy sputtering target material comprising Cu, and Ni or Mn with a concentration of not less than 1 at % and not more than 5 at % relative to the Cu, to form the alloy layer on the oxide layer, and
- the forming of the interconnecting layer includes sputtering a copper sputtering target material comprising oxygen free copper with a purity of not less than 3 Nines to form the interconnecting layer on the alloy layer.
- (2) According to another embodiment of the invention, an interconnecting structure comprises:
-
- a substrate;
- a semiconductor layer formed on the substrate;
- a doped semiconductor layer formed on the semiconductor layer, the doped semiconductor layer containing a dopant;
- an oxide layer formed in a surface of the doped semiconductor layer;
- an alloy layer formed on the oxide layer; and
- an interconnecting layer formed on the alloy layer.
- In the above embodiment (2), the following modifications and changes can be made.
-
- (ix) The semiconductor layer comprises an amorphous silicon layer,
- the doped semiconductor layer comprises a silicon layer containing the dopant,
- the oxide layer comprises a silicon oxide layer formed by oxidizing a surface of the doped silicon layer,
- the alloy layer comprises a Cu alloy layer containing Cu and an additive element, and
- the interconnecting layer comprises a Cu layer.
- According to one embodiment of the invention, the surface of a doped semiconductor layer is oxidized by water molecule containing oxidizing gas, so that an interconnecting structure can be formed at a high rate and with no damage to an oxide layer, therefore without the need to form a barrier layer formed of Mo, Ti, or the like used in electronic device interconnections such as liquid crystal panel TFT arrays, and the like, and therefore allowing electronic device production for a short time. That is, the interconnecting structure can be fabricated without forming the barrier layer formed of expensive Mo, Ti, or the like, and the costs for producing electronic devices with the interconnecting structure can therefore be reduced.
- The preferred embodiments according to the invention will be explained below referring to the drawings, wherein:
-
FIG. 1 is a diagram showing a flow of a process for producing an interconnecting structure in an embodiment of the invention; -
FIG. 2 is a schematic diagram showing an oxide layer forming step involved in the interconnecting structure production process in the present embodiment; -
FIG. 3 is an exemplary cross-sectional view showing an interconnecting structure in an embodiment of the invention; -
FIG. 4 is a diagram showing a result of XPS analysis of an interface between an n+ type a-Si layer and a Cu—Ni alloy layer in Example 1; -
FIG. 5 is a diagram showing a result of XPS analysis of an interface between an n+ type a-Si layer and a Cu—Ni alloy layer in Example 1; -
FIG. 6 is a diagram showing a result of XPS analysis of an interface between an n+ type a-Si layer and a Cu—Ni alloy layer in Example 2; -
FIG. 7 is a diagram showing a result of XPS analysis of an interface between an n+ type a-Si layer and a Cu—Ni alloy layer in Example 2; -
FIG. 8 is a diagram showing a result of XPS analysis of an interface between an n+ type a-Si layer and a Cu—Ni alloy layer in Comparative Example 1; -
FIG. 9 is a diagram showing a result of XPS analysis of an interface between an n+ type a-Si layer and a Cu—Ni alloy layer in Comparative Example 1; -
FIG. 10 is a schematic diagram showing a test for evaluating an ohmic contact property; -
FIG. 11 is a diagram showing a V-I (voltage-current) characteristic of an interconnecting structure in Example 1; -
FIG. 12 is a diagram showing a V-I characteristic of an interconnecting structure in Example 2; and -
FIG. 13 is a diagram showing a V-I characteristic of an interconnecting structure in Comparative Example 1. -
FIG. 1 shows one example of a flow of a process for producing an interconnecting structure in an embodiment of the invention. Also,FIG. 2 schematically shows an oxide layer forming step involved in the interconnecting structure production process in the present embodiment. Further,FIG. 3 is an exemplary cross-sectional view showing an interconnecting structure in an embodiment of the invention. - An interconnecting
structure 1 in this embodiment is for use in electronic device interconnections. The interconnectingstructure 1 is for use in electronic devices using silicon (Si) semiconductors, such as liquid crystal panel TFT (thin film transistor) devices, silicon solar cells, etc. Its interconnection itself to be formed contains a copper (Cu). One example of the process for fabricating the interconnectingstructure 1 is as follows. - First, a substrate 10 (see
FIG. 3 ) to fabricate a specified electronic device on is prepared (substrate providing step). Thesubstrate 10 may use a glass substrate, for example. Following that, an amorphous silicon layer (herein referred to as “a-Si layer 20” (seeFIG. 3 )) is formed over theprepared substrate 10 as a semiconductor layer (semiconductor layer forming step S10 (seeFIG. 1 )). Thea-Si layer 20 may be formed by use of a film forming method, for example, by plasma chemical vapor deposition (CVD). - Following that, over the
a-Si layer 20 is formed a conductive doped semiconductor layer (doped semiconductor layer forming step S20). The doped semiconductor layer may be a doped silicon layer, for example. As examples of its dopant, there are n-type dopants (e.g. arsenic, phosphorus, etc.), or p-type dopants (e.g. boron, aluminum, etc.). For example, a silicon layer doped with a specified concentration of n-type dopant, n+-Si layer 22 (seeFIG. 3 ), is formed over thea-Si layer 20 as the doped semiconductor layer. In the doped semiconductor layer forming step S20, the doped semiconductor layer may also be formed by use of a film forming method, for example, by plasma CVD. - Following that, using an oxide
layer forming apparatus 5 as shown inFIG. 2 , the surface of the doped semiconductor layer is oxidized to thereby form an oxide layer on that surface. Specifically, the oxide layer is formed by guiding a water molecule containing oxidizing gas over the surface of the doped semiconductor layer, and heating the doped semiconductor layer (oxide layer forming step S30). The oxidizing gas may use a gas for providing “Si” with “O”, such as an ozone gas. Also, when the doped semiconductor layer is a Si layer such as the n+-Si layer 22, the resulting oxide layer is a silicon oxide layer (Si oxide layer 24 (seeFIG. 3 )). - As shown in
FIG. 2 , the oxidelayer forming apparatus 5 comprises anozone producing device 40 for producing anozone gas 4, abubbler 50 for theozone gas 4 produced by theozone producing device 40 to be guided therethrough, and achamber 60 for theozone gas 4 passed through thebubbler 50 to be guided therethrough. Theozone producing device 40 and thebubbler 50 are connected by aduct 40 a, while thebubbler 50 and thechamber 60 are connected by aduct 50 c. Also, thechamber 60 is provided with astage 62 for asample 2 to be placed thereon, aheater 64 for heating thestage 62, aninlet 66 for the atmosphere gas in thechamber 60 to be guided therethrough, and an exhaust gas outlet 68 for the atmosphere gas in thechamber 60 to be vented therethrough. - Also, the
bubbler 50 consists of asolution tank 50 a for storing water, and acover 50 b with openings in its portions for theducts solution tank 50 a. The inside of thesolution tank 50 a is shielded from outside by thecover 50 b. An end of theduct 40 a is guided into the water stored in thesolution tank 50 a, while an end of theduct 50 c is fixed to be positioned at a distance above the surface of the water. This allows the gas passed through theduct 40 a to be discharged into the water stored in thesolution tank 50 a. That is, that gas allows the water to bubble, and that gas thereby contains water molecules (bubbling step). The water may use pure water 6 (e.g. pure water with a specific resistance of a few MΩcm). - The oxide layer forming step S30 is more specifically described. First, the
sample 2 with the n+-Si layer 22 formed thereon is guided into thechamber 60. Thesample 2 is then placed on thestage 62 in such a manner that its surface to form the oxide layer over is exposed in thechamber 60. Subsequently, theozone gas 4 produced in theozone producing device 40 is passed through theduct 40 a and guided into thebubbler 50. Theozone gas 4 is discharged from the end of theduct 40 a into thepure water 6, to thereby absorb water molecules, and move toward the end of theduct 50 c. Theozone gas 4 is passed in thepure water 6, thereby containing water molecules, in other words, being humidified. - The humidified
ozone gas 4 is passed through theduct 50 c and guided into thechamber 60. Thesample 2 is heated at a specified temperature (e.g. a temperature of between not less than 200° C. and not more than 300° C.) by theheater 64. The humidifiedozone gas 4 then arrives at the heated surface of thesample 2, thereby oxidizing the surface of thesample 2. That is, thesample 2 is placed in the atmosphere of the humidifiedozone gas 4, and heated therein, thereby allowing the surface of thesample 2 to be oxidized by theozone gas 4. This allows theSi oxide layer 24 to be formed without damaging the surface of thesample 2, i.e. the surface of the n+-Si layer 22. The thickness of theSi oxide layer 24 is formed to be within a range of being capable of electrical conduction between the n+-Si layer 22 and a later-describedCu alloy layer 30. For example, the thickness of theSi oxide layer 24 is formed to range between not less than 1 nm and not more than 5 nm. - Here, the pressure within the
chamber 60 is held at atmospheric pressure, for example. The humidifiedozone gas 4 then forms a steady stream (i.e. a flow of the humidifiedozone gas 4 held at a constant flow rate) from theinlet 66 toward the exhaust gas outlet 68. For example, a steady stream of theozone gas 4 may be formed from theinlet 66 toward the exhaust gas outlet 68, by theozone producing device 40 steadily discharging theozone gas 4 at a predetermined pressure. This allows the fresh humidifiedozone gas 4 to be steadily fed into the surface of thesample 2, i.e. the surface of the n+-Si layer 22. The thickness of theSi oxide layer 24 may be adjusted by changing the period of time of heating thesample 2. For example, increasing the length of the heating time allows the thickness of theSi oxide layer 24 formed over the n+-Si layer 22 to increase. In this embodiment, the humidifiedozone gas 4 is contacted with the surface of thesample 2 for a few minutes, thereby allowing the rate at which theSi oxide layer 24 forms to be on the order of 1 nm (i.e. on the order of a few nm/minute). - Following that, the
sample 2 with theSi oxide layer 24 formed therein is taken out from the oxidelayer forming apparatus 5. Thesample 2 taken out is then guided into a sputtering apparatus, for example. ACu alloy layer 30 is then formed over theSi oxide layer 24 by sputtering (alloy layer forming step S40). TheCu alloy layer 30 is a layer formed of a Cu alloy composed of a Cu, a specified additive element, and an inevitable impurity, for example. In this embodiment, a copper alloy sputtering target material formed of that Cu alloy is prepared, to form theCu alloy layer 30 over theSi oxide layer 24 by sputtering. - As the additive element contained in the Cu alloy, there is at least one metal element selected from the group consisting of Ni, Co, Mn, Zn, Mg, Al, Zr, Ti, Fe, and Ag, for example. That is, the Cu alloy in this embodiment is composed of a Cu, at least one metal element of these metal elements, and an inevitable impurity. The Cu alloy may be made up to contain a Cu, a plurality of metal elements included in these metal elements, and an inevitable impurity.
- Also, the Cu alloy forming the
Cu alloy layer 30 may particularly use a Cu alloy composed of a Cu, a concentration of Ni (nickel) or Mn (manganese) of between not less than 1 at % and not more than 5 at % added to the Cu, and an inevitable impurity. The resistivity of the Cu alloy containing a concentration of Ni or Mn of between not less than 1 at % and not more than 5 at % is higher than the resistivity of a pure Cu, 2 μΩcm, and the resistivity of a pure Al (aluminum), 3 μΩcm, and lower than the resistivity of a Mo (molybdenum), of the order of 20 μΩcm. - Following that, a
Cu layer 32 is formed over theCu alloy layer 30 as a low resistivity interconnecting layer having a resistivity lower than the resistivity of at least an Al (interconnecting layer forming step S50). This results in the interconnectingstructure 1 in this embodiment. In the interconnectingstructure 1 in this embodiment, theCu alloy layer 30 and theCu layer 32 constitute a stacked layer electrode structure. - Here, the
Cu layer 32 is a layer formed of a pure Cu, for example. In this embodiment, a copper alloy sputtering target material formed of that pure Cu is prepared, to form theCu layer 32 over theCu alloy layer 30 by sputtering. The pure Cu may use an oxygen free copper whose purity is not less than 99.9% (3 Nines). Also, the pure Cu may use a high purity oxygen free copper, such as an oxygen free copper whose purity is not less than 99.99% (4 Nines), an oxygen free copper whose purity is not less than 99.999% (5 Nines), or the like. - Also, a diffusion barrier layer may further be formed by heating the interconnecting
structure 1 at a temperature of between not less than 200° C. and not more than 300° C., to make the additive element contained in theCu alloy layer 30 dense (diffusion barrier layer forming step). The diffusion barrier layer is formed as follows. The formation of theCu alloy layer 30 and theCu layer 32 is first followed by heat treatment of the interconnectingstructure 1 at not less than about 200° C. and not more than about 300° C. in a TFT fabricating process (e.g. its insulating film forming step), for example. This heat treatment allows the additive element contained in theCu alloy layer 30 to move to the interface between theSi oxide layer 24 and theCu alloy layer 30, and thereby become dense in the interface therebetween. The oxygen in theSi oxide layer 24 and that additive element then form an oxide layer with that additive element. This oxide layer is the diffusion barrier layer in this embodiment. The interconnectingstructure 1 after the formation of theCu alloy layer 30 and theCu layer 32 may directly be used in a TFT fabricating process (that is, the interconnectingstructure 1 may, without the heat treatment at not less than about 200° C. and not more than about 300° C. as mentioned above, be used in a TFT fabricating process). In this case, as one example, the use of the heat treatment at not less than about 200° C. and not more than about 300° C. in the CVD step of forming a SiN insulating layer involved in the TFT fabricating process allows the diffusion barrier layer to automatically form in the interconnectingstructure 1. - For example, the
Cu alloy layer 30 is first formed by the Cu alloy added the additive element to a Cu. TheCu alloy layer 30 is then heated. This heat treatment allows the skin effect to move the additive element in theCu alloy layer 30 to the interface between theSi oxide layer 24 and theCu alloy layer 30. The concentration of the additive element in theCu alloy layer 30 then decreases, while the concentration of the additive element in that interface increases. The additive element made dense in that interface reacts with the oxygen in theSi oxide layer 24 to form an oxide with that additive element. In the case where the diffusion barrier layer is formed, the additive element to use for theCu alloy layer 30 is therefore preferred which allows the resultant diffusion barrier layer to have excellent heat resistance, and which tends to move to the interface between theSi oxide layer 24 and theCu alloy layer 30. - The diffusion barrier layer inhibits the Cu diffusion into the n+-
Si layer 22. The diffusion barrier layer reinforces the function, provided by theSi oxide layer 24, of inhibiting the Cu from diffusing into the n+-Si layer 22. Further, the formation of the diffusion barrier layer at the interface between theSi oxide layer 24 and theCu alloy layer 30 allows enhancement of the adhesion between theSi oxide layer 24 and theCu alloy layer 30. Since theSi oxide layer 24 is then a few nm thick, electrical conduction between theSi oxide layer 24 and theCu alloy layer 30 can be ensured by a tunneling current. The SiO2 of theSi oxide layer 24 and the Cu alloy constituent of theCu alloy layer 30 may react to thereby form a layer formed of a composite oxide (herein referred to as “composite oxide layer”) between theSi oxide layer 24 and theCu alloy layer 30, in which case that composite oxide layer permits electrical conduction. - Here is described
FIG. 3 . Specifically,FIG. 3 is an exemplary cross-sectional view showing an interconnecting structure formed according to the interconnecting structure production method described inFIGS. 1 and 2 . The interconnectingstructure 1 in this embodiment includes thesubstrate 10, thea-Si layer 20 formed over thesubstrate 10 as a semiconductor layer, the n+-Si layer 22 formed over thea-Si layer 20 as a doped semiconductor layer, theSi oxide layer 24 formed over the n+-Si layer 22 as an oxide layer, theCu alloy layer 30 formed over theSi oxide layer 24 as an alloy layer, and theCu layer 32 formed over theCu alloy layer 30 as an interconnecting layer. In the case where the interconnectingstructure 1 includes the diffusion barrier layer, the diffusion barrier layer is formed to have a specified thickness at the interface between theSi oxide layer 24 and theCu alloy layer 30. - Since the surface of the n+-
Si layer 22 is oxidized by the humidifiedozone gas 4, the interconnectingstructure 1 in this embodiment can be formed at a high rate and with no damage to theSi oxide layer 24, therefore without the need to form a barrier layer formed of Mo, Ti, or the like used in electronic device interconnections such as liquid crystal panel TFT arrays, and the like, and therefore allowing electronic device production for a short time. That is, the interconnectingstructure 1 can be fabricated without forming a barrier layer formed of expensive Mo, Ti, or the like, and the costs for producing electronic devices with the interconnectingstructure 1 in this embodiment can therefore be reduced. - Also, with the interconnecting
structure 1 in this embodiment, since the humidifiedozone gas 4 is steadily fed into the surface of the n+-Si layer 22 to oxidize the surface of the n+-Si layer 22 for an appropriate time, theSi oxide layer 24 can be formed to cover the entire surface of the n+-Si layer 22. This allows the resultingSi oxide layer 24 to exhibit the sufficient diffusion barrier property, compared to, for example, reactive sputtering using a mixture of Ar and O2 gases, which may cause portion of the surface of the doped semiconductor layer to form no oxide layer, and which may therefore cause the element in the doped semiconductor layer to diffuse from that portion. - Also, since the interconnecting
structure 1 in this embodiment includes the interconnection of theCu layer 32 having a resistance lower than Al interconnections, the use of the interconnectingstructure 1 for TFT arrays allows reductions of their design costs required for large-sized and high-definition liquid crystal panels. - Further, the interconnecting
structure 1 in this embodiment includes the interconnection with theCu layer 32 stacked over theCu alloy layer 30. It is therefore possible to realize the interconnection having a resistance lower than interconnections formed of an Al/Mo stack, and interconnections formed of a Cu/Mo stack, where that interconnection, the interconnections formed of the Al/Mo stack, and the interconnections formed of the Cu/Mo stack, have the same cross sectional area, for example. - Below are described interconnecting structures in Examples 1 and 2 formed based on the embodiment, and an interconnecting structure in Comparative Example 1. The difference between Examples 1 and 2, and Comparative Example 1 is resultant oxide film thickness only. Specifically, the interconnecting structures in Examples 1 and 2, and Comparative Example 1 are fabricated as follows.
- First, a glass substrate is prepared as the
substrate 10. Following that, over the glass substrate is formed an approximately 200 nm thick film ofa-Si layer 20, by plasma CVD using a SiH4 gas as its source gas. Thisa-Si layer 20 is a hydrogenated amorphous silicon layer (a-Si:H layer) containing hydrogen in the source gas. The a-Si:H layer is also used in liquid crystal panel manufacture. Following that, over thea-Si layer 20 is formed a 50 nm thick film of conductive n+-type a-Si layer 22, which is doped with phosphorus, by plasma CVD using SiH4 and PH3 gases as its source gas. - Following that, using the oxide
layer forming apparatus 5 as shown inFIG. 2 , anoxide layer 24 is formed in the surface of the n+-type a-Si layer 22. Specifically, asample 2 with the n+-type a-Si layer 22 formed therein is first placed on thestage 62 in thechamber 60. Subsequently, theozone gas 4 produced by theozone producing device 40 is guided into thebubbler 50 with thepure water 6 stored therein, to humidify theozone gas 4 by bubbling. Following that, the humidifiedozone gas 4 is guided into thechamber 60 whose internal pressure is held at atmospheric pressure. A steady stream of the humidifiedozone gas 4 is then formed, followed by heating thesample 2 at 250° C. - The
sample 2 is heated in the stream of the humidifiedozone gas 4, to thereby oxidize the surface of the n+-type a-Si layer 22. Specifically, thesample 2 is heated for 3 minutes, thereby resulting in a 1 nmthick oxide film 24 being formed in the surface of the n+-type a-Si layer 22. The oxide film thickness is measured by use of a spectrometric ellipsometer. - Following that, over the
oxide film 24 is formed a 100 nm thick Cu—Ni alloy layer 30. The Cu—Ni alloy layer 30 is formed by sputtering using a Cu-5 at % Ni alloy target material. Subsequently, over the Cu—Ni alloy layer 30 is formed a 200 nm thickpure Cu layer 32. Thepure Cu layer 32 is formed by sputtering using a pure Cu target material formed of a 4 Nines purity oxygen free copper. - In Example 2, the interconnecting structure is fabricated in the same manner, except that the
sample 2 is heated in the stream of the humidifiedozone gas 4 for 22 minutes, thereby resulting in a 5 nmthick oxide film 24 being formed in the surface of the n+-type a-Si layer 22. - In Comparative Example 1, the interconnecting structure is fabricated in the same manner, except that the
sample 2 is heated in the stream of the humidifiedozone gas 4 for 58 minutes, thereby resulting in a 10 nmthick oxide film 24 being formed in the surface of the n+-type a-Si layer 22. -
FIGS. 4 to 9 respectively show the results of XPS analysis of the interface between the n+type a-Si layer 22 and the Cu—Ni alloy layer 30. - Specifically, the above fabricated interconnecting structures in Examples 1 and 2, and Comparative Example 1 are heated in a vacuum at a temperature of 300° C. for 1 hour, which is a simulated heating temperature in a SiNx insulating film forming step involved in a liquid crystal panel TFT structure fabricating process. Depth analysis of the interconnecting structures before and after the heat treatment is then implemented by X-ray photoelectron spectroscopy (XPS). That is,
FIG. 4 shows the result of the XPS analysis of the interface between the n+type a-Si layer 22 and the Cu—Ni alloy layer 30 before the heat treatment of the interconnecting structure in Example 1, whileFIG. 5 shows the result of the XPS analysis of the interface between the n+type a-Si layer 22 and the Cu—Ni alloy layer 30 after the heat treatment of the interconnecting structure in Example 1. Also,FIG. 6 shows the result of the XPS analysis of the interface between the n+type a-Si layer 22 and the Cu—Ni alloy layer 30 before the heat treatment of the interconnecting structure in Example 2, whileFIG. 7 shows the result of the XPS analysis of the interface between the n+type a-Si layer 22 and the Cu—Ni alloy layer 30 after the heat treatment of the interconnecting structure in Example 2. Further,FIG. 8 shows the result of the XPS analysis of the interface between the n+type a-Si layer 22 and the Cu—Ni alloy layer 30 before the heat treatment of the interconnecting structure in Comparative Example 1, whileFIG. 9 shows the result of the XPS analysis of the interface between the n+type a-Si layer 22 and the Cu—Ni alloy layer 30 after the heat treatment of the interconnecting structure in Comparative Example 1. - As shown in
FIGS. 4 to 9 , for all of the interconnecting structures in Examples 1 and 2, and Comparative Example 1, no interdiffusion between the n+type a-Si layer 22 and the Cu—Ni alloy layer 30 in the interface therebetween is observed before and after the heat treatment, and their diffusion barrier property is verified. After the heat treatment, it is observed that the Ni becomes dense in that interface, as indicated as “additive element dense layer” inFIGS. 5 , 7, and 9. The additive element dense layer is considered to serve to aid the diffusion barrier property of theSi oxide film 24. Because the XPS analysis is performed with the film surface being ground by sputtering, the ground surface becomes rough. In the respective analysis profiles ofFIGS. 4 to 9 , the “roll-off” is therefore observed. From the “roll-off” inFIGS. 4 to 9 , slight interdiffusion seems at a glance to occur, but in the actual interconnecting structures, the composition distribution at the interface is considered as changing more abruptly than in the analysis profiles observed. - Also, for each of the interconnecting structures in Examples 1 and 2, and Comparative Example 1, the heat treatment is followed by removal of the
pure Cu layer 32 and theCu alloy layer 30 with a phosphate Cu etchant. The sheet resistance of the exposedoxide layer 24 is then measured with a four terminal method. For all of the interconnecting structures in Examples 1 and 2, and Comparative Example 1, it has been verified that the sheet resistance of theoxide layer 24 results in an over range at a maximum range of 5 MΩ. - Ohmic Contact Property between the
a-Si Layer 22, and thePure Cu Layer 32 and the Cu—Ni Alloy Layer 30 -
FIG. 10 schematically shows a test for evaluating an ohmic contact property, andFIGS. 11 to 13 show V-I (voltage-current) characteristics of interconnecting structures in Examples 1 and 2, and Comparative Example 1, respectively. - Samples for evaluating an ohmic contact property are fabricated as follows. First, using photolithography, a resist pattern is formed prior to heat treatment, for each of the interconnecting structures in Examples 1 and 2, and Comparative Example 1. The resist pattern has 3 mm square patterns spaced 1 mm apart. Following that, using the formed resist pattern as a mask, the
pure Cu layer 32 and the Cu—Ni alloy layer 30 are removed by wet etching. This results in a shape in which 3 mm square pads (herein referred to as “electrode pads”) formed of thepure Cu layer 32 and the Cu—Ni alloy layer 30 are spaced 1 mm apart, for each of Examples 1 and 2, and Comparative Example 1. - Following that, although it is determined that the Cu alloy constituent does not diffuse into the n+
type a-Si layer 22 as described in the “diffused condition analysis” above, because in the subsequent heat treatment step theSi oxide layer 24 and the Cu alloy constituent can form a conductive composite oxide, theoxide layer 24 between the electrode patterns is removed. Following that, the 300° C. heat treatment is performed in a vacuum for 1 hour. This results in the samples for evaluating an ohmic contact property. The ohmic contact property evaluation is implemented withprobes source measure unit 72 with a power supply and a meter integral with each other, permitting electrical conduction between the two electrodes, and measuring the V-I (voltage-current) characteristic of thea-Si layer 22 therebetween. - Referring to
FIGS. 11 and 12 , the interconnecting structures in Examples 1 and 2 exhibit the linear V-I characteristic. It is therefore shown that the interconnecting structures in Examples 1 and 2 give the ohmic contact between thea-Si layer 22 and the Cu—Ni alloy layer 30. Referring toFIG. 13 , on the other hand, it is shown that the interconnecting structure in Comparative Example 1 gives no electrical conduction, and therefore no ohmic contact between thea-Si layer 22 and the Cu—Ni alloy layer 30. - After the heat treatment, for each of the samples for evaluating an ohmic contact property fabricated in the “ohmic contact property between the
a-Si layer 22, and thepure Cu layer 32 and the Cu—Ni alloy layer 30” above, the resistivity of thepure Cu layer 32 is measured with a van der Pauw method. It is shown that Examples 1 and 2, and Comparative Example 1 all have a resistivity of the order of 2.0 μΩcm, which is substantially the same as a resistivity of a pure Cu. Table 1 shows the summarized results of the ohmic contact property evaluation, and the resistivity of thepure Cu layer 32, for the interconnecting structures in Examples 1 and 2, and Comparative Example 1. -
TABLE 1 Oxide layer Pure Cu layer Ohmic Si oxide layer forming time resistivity contact thickness (nm) (min) (μΩcm) property Example 1 1 3 2.1 Good Example 2 5 22 2.0 Good Comparative 10 58 2.0 Poor Example 1 - Table 2 shows the results of comparing the diffusion barrier property, the electrical conduction property, and the adhesion property of the
oxide film 24. -
TABLE 2 Layer structure Adhe- over n+-Si layer Diffusion Electrical sion with 5 nm-thick barrier conduction prop- oxide film property property erty Example 3 Pure Cu Good (over Good (13 MΩ) Good range, >5 MΩ) Example 4 Cu—1 at % Ni Good (over Good (10 MΩ) Good range, >5 MΩ) Example 5 Cu—5 at % Ni Good (over Good (11 MΩ) Good range, >5 MΩ) Example 6 Cu—10 at % Ni Good (over Good (12 MΩ) Good range, >5 MΩ) Example 7 Cu—1 at % Mn Good (over Good (6 MΩ) Good range, >5 MΩ) Example 8 Cu—5 at % Mn Good (over Good (7 MΩ) Good range, >5 MΩ) Example 9 Cu—10 at % Mn Good (over Good (9 MΩ) Good range, >5 MΩ) Compar- Pure Cu (with Poor (300 Ω) Poor (over Poor ative no Si oxide range, Example 2 layer) >50 MΩ) - The evaluation method is as follows. First, an interconnecting structure in Example 3 is prepared that comprises a
glass substrate 10, ana-Si layer 20 formed over theglass substrate 10, an n+-Si layer 22 formed over thea-Si layer 20, a 5 nm thickSi oxide layer 24 formed over the n+-Si layer 22, and apure Cu layer 32 formed over theSi oxide layer 24. Also, interconnecting structures in Examples 4 to 9 are prepared that each comprise aglass substrate 10, ana-Si layer 20 formed over theglass substrate 10, an n+-Si layer 22 formed over thea-Si layer 20, a 5 nm thickSi oxide layer 24 formed over the n+-Si layer 22, and aCu alloy layer 30 formed over theSi oxide layer 24. TheCu alloy layer 30 of the interconnecting structure in Example 4 is formed of a Cu-1 at % Ni, theCu alloy layer 30 of the interconnecting structure in Example 5 is formed of a Cu-5 at % Ni, theCu alloy layer 30 of the interconnecting structure in Example 6 is formed of a Cu-10 at % Ni, theCu alloy layer 30 of the interconnecting structure in Example 7 is formed of a Cu-1 at % Mn, theCu alloy layer 30 of the interconnecting structure in Example 8 is formed of a Cu-5 at % Mn, and theCu alloy layer 30 of the interconnecting structure in Example 9 is formed of a Cu-10 at % Mn. - Also, an interconnecting structure in Comparative Example 2 is prepared that comprises a
glass substrate 10, ana-Si layer 20 formed over theglass substrate 10, an n+-Si layer 22 formed over thea-Si layer 20, and apure Cu layer 32 formed over the n+-Si layer 22. - The diffusion barrier property of the
oxide film 24 is first evaluated with thepure Cu layer 32 or theCu alloy layer 30 removed by wet etching, and by measuring the sheet resistance of the exposedSi oxide layer 24. In Comparative Example 2, thepure Cu layer 32 is removed, and the sheet resistance of the exposed n+-Si layer 22 is measured. In the interconnecting structures in Examples 3 to 9, it has been verified that the sheet resistance of theoxide layer 24 results in an over range at a maximum range of 5 MΩ, and its excellent diffusion barrier property has therefore been shown. On the other hand, the interconnecting structure in Comparative Example 2 has nooxide layer 24. In the interconnecting structure in Comparative Example 2, a slight electrical conduction property is then observed at 300Ω. This is considered to be caused by the element in the n+-Si layer 22 diffusing into thea-Si layer 20 because of nooxide layer 24 having the diffusion barrier property. From this, it is shown that theSi oxide layer 24 permits the diffusion barrier to the Cu diffusion. - The electrical conduction property of the
oxide film 24 is evaluated with the same method as in the “ohmic contact property between thea-Si layer 22, and thepure Cu layer 32 and the Cu—Ni alloy layer 30” above. Further, the adhesion property of theoxide film 24 is evaluated by heat treatment of the interconnecting structures in Examples 3 to 9, and Comparative Example 2 in a vacuum at 300° C. for 1 hour, and subsequent outdoor exposure testing for 1 month, and visual checking of the presence/absence of peelingpure Cu layer 32 andCu alloy layer 30. - It has been verified that the interconnecting structures in Examples 3 to 9 can all result in good electrical conduction, and good adhesion. The interconnecting structures in Examples 4 to 9 using the Cu—Ni or Cu—
Mn alloy layer 30 result in the lower resistances in the electrical conduction property evaluation and therefore better ohmic contact properties, respectively, compared to the interconnecting structure in Example 3 using thepure Cu layer 32. This is considered to be because after the heat treatment, theSi oxide layer 24 and the Cu alloy constituent of theCu alloy layer 30 react to thereby form an oxide layer containing the additive element. - On the other hand, the interconnecting structure in Comparative Example 2 results in no electrical conduction, and in poor adhesion. From this, it is shown that the presence of the
Si oxide layer 24 permits enhancement in the adhesion of thepure Cu layer 32 and theCu alloy layer 30 to the n+-Si layer 22. - Although the invention has been described with respect to the above embodiments, the above embodiments are not intended to limit the appended claims. Also, it should be noted that not all the combinations of the features described in the above embodiments are essential to the means for solving the problems of the invention.
Claims (2)
1. An interconnecting structure, comprising:
a substrate;
a semiconductor layer formed on the substrate;
a doped semiconductor layer formed on the semiconductor layer, the doped semiconductor layer containing a dopant;
an oxide layer formed in a surface of the doped semiconductor layer;
an alloy layer formed on the oxide layer;
a diffusion barrier layer provided between the oxide layer and the alloy layer, the diffusion barrier layer comprising an additive element concentration higher than an additive element concentration of the alloy layer; and
an interconnecting layer formed on the alloy layer.
2. The interconnecting structure according to claim 1 , wherein
the semiconductor layer comprises an amorphous silicon layer,
the doped semiconductor layer comprises a silicon layer containing the dopant,
the oxide layer comprises a silicon oxide layer formed by oxidizing a surface of the doped silicon layer,
the alloy layer comprises a Cu alloy layer containing Cu and an additive element, and
the interconnecting layer comprises a Cu layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/493,476 US20120248611A1 (en) | 2009-04-17 | 2012-06-11 | Interconnecting structure production method, and interconnecting structure |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009-100703 | 2009-04-17 | ||
JP2009100703A JP5550848B2 (en) | 2009-04-17 | 2009-04-17 | Wiring structure manufacturing method and wiring structure |
US12/761,742 US8227347B2 (en) | 2009-04-17 | 2010-04-16 | Interconnecting structure production method, and interconnecting structure |
US13/493,476 US20120248611A1 (en) | 2009-04-17 | 2012-06-11 | Interconnecting structure production method, and interconnecting structure |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/761,742 Division US8227347B2 (en) | 2009-04-17 | 2010-04-16 | Interconnecting structure production method, and interconnecting structure |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120248611A1 true US20120248611A1 (en) | 2012-10-04 |
Family
ID=42958527
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/761,742 Expired - Fee Related US8227347B2 (en) | 2009-04-17 | 2010-04-16 | Interconnecting structure production method, and interconnecting structure |
US13/493,476 Abandoned US20120248611A1 (en) | 2009-04-17 | 2012-06-11 | Interconnecting structure production method, and interconnecting structure |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/761,742 Expired - Fee Related US8227347B2 (en) | 2009-04-17 | 2010-04-16 | Interconnecting structure production method, and interconnecting structure |
Country Status (3)
Country | Link |
---|---|
US (2) | US8227347B2 (en) |
JP (1) | JP5550848B2 (en) |
CN (1) | CN101866879A (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6096126B2 (en) * | 2011-01-27 | 2017-03-15 | ヴィトリフレックス・インコーポレーテッド | Inorganic multilayer laminate and related method and composition |
JP2012222171A (en) * | 2011-04-11 | 2012-11-12 | Hitachi Ltd | Display device and method for manufacturing the same |
KR20130048703A (en) * | 2011-11-02 | 2013-05-10 | 히타치 덴센 가부시키가이샤 | Thin film transistor, manufacturing method therefor, and display apparatus having thin film transistor, sputtering target material |
JP6398594B2 (en) * | 2014-10-20 | 2018-10-03 | 三菱マテリアル株式会社 | Sputtering target |
CN107634002A (en) * | 2017-09-26 | 2018-01-26 | 深圳市华星光电技术有限公司 | Thin film transistor (TFT) and preparation method thereof |
US10760156B2 (en) | 2017-10-13 | 2020-09-01 | Honeywell International Inc. | Copper manganese sputtering target |
US11035036B2 (en) | 2018-02-01 | 2021-06-15 | Honeywell International Inc. | Method of forming copper alloy sputtering targets with refined shape and microstructure |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070145488A1 (en) * | 2005-11-24 | 2007-06-28 | Masato Koyama | Semiconductor device and manufacturing method thereof |
US7626665B2 (en) * | 2004-08-31 | 2009-12-01 | Tohoku University | Copper alloys and liquid-crystal display device |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63308384A (en) * | 1987-06-10 | 1988-12-15 | Fujitsu Ltd | Thin film transistor |
TW223178B (en) * | 1992-03-27 | 1994-05-01 | Semiconductor Energy Res Co Ltd | Semiconductor device and its production method |
US6297109B1 (en) * | 1999-08-19 | 2001-10-02 | Chartered Semiconductor Manufacturing Ltd. | Method to form shallow junction transistors while eliminating shorts due to junction spiking |
US6090707A (en) * | 1999-09-02 | 2000-07-18 | Micron Technology, Inc. | Method of forming a conductive silicide layer on a silicon comprising substrate and method of forming a conductive silicide contact |
JP2002270507A (en) * | 2001-03-14 | 2002-09-20 | Hitachi Cable Ltd | Crystal silicon layer forming method and crystal silicon semiconductor device |
US20060240677A1 (en) * | 2002-09-20 | 2006-10-26 | Hitachi Kokusai Electric Inc., | Method for manufacturing semiconductor device and substrate processing apparatus |
KR100897505B1 (en) * | 2002-11-19 | 2009-05-15 | 삼성전자주식회사 | Thin Film Transistor Of Liquid Crystal Display Device And Method Of Manufacturing The Same |
JP2005150178A (en) * | 2003-11-12 | 2005-06-09 | Citizen Watch Co Ltd | Manufacturing method for semiconductor device |
CN100380627C (en) * | 2004-02-27 | 2008-04-09 | 半导体理工学研究中心股份有限公司 | Semiconductor device and manufacturing method thereof |
CN1309036C (en) * | 2004-12-13 | 2007-04-04 | 友达光电股份有限公司 | Method for manufacturing thin-film transistor element |
JP2008124450A (en) * | 2006-10-19 | 2008-05-29 | Ulvac Japan Ltd | Target, film forming method, thin film transistor, panel with thin film transistor, manufacturing method for thin film transistor, and manufacturing method for panel with thin film transistor |
JP2009004518A (en) * | 2007-06-20 | 2009-01-08 | Kobe Steel Ltd | Thin film transistor substrate and display device |
JP2009070881A (en) * | 2007-09-11 | 2009-04-02 | Mitsubishi Materials Corp | Thin-film transistor |
-
2009
- 2009-04-17 JP JP2009100703A patent/JP5550848B2/en not_active Expired - Fee Related
-
2010
- 2010-04-08 CN CN201010154392A patent/CN101866879A/en active Pending
- 2010-04-16 US US12/761,742 patent/US8227347B2/en not_active Expired - Fee Related
-
2012
- 2012-06-11 US US13/493,476 patent/US20120248611A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7626665B2 (en) * | 2004-08-31 | 2009-12-01 | Tohoku University | Copper alloys and liquid-crystal display device |
US20070145488A1 (en) * | 2005-11-24 | 2007-06-28 | Masato Koyama | Semiconductor device and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
CN101866879A (en) | 2010-10-20 |
US8227347B2 (en) | 2012-07-24 |
JP5550848B2 (en) | 2014-07-16 |
JP2010251583A (en) | 2010-11-04 |
US20100264415A1 (en) | 2010-10-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20120248611A1 (en) | Interconnecting structure production method, and interconnecting structure | |
US11515057B2 (en) | High optical transparent two-dimensional electronic conducting system and process for generating same | |
JP5247448B2 (en) | Conductive film forming method and thin film transistor manufacturing method | |
CN102473730B (en) | Wiring structure and manufacture method thereof and possess the display unit of Wiring structure | |
CN102132398B (en) | Self-aligned barrier layers for interconnects | |
US10529875B2 (en) | Solar cell and production method therefor | |
US7884010B2 (en) | Wiring structure and method for fabricating the same | |
US20070278497A1 (en) | Thin film transistor substrate and display device | |
CN103222061A (en) | Wiring structure | |
EP0117980B1 (en) | Process for forming passivation film on photoelectric conversion device and the device produced thereby | |
CN103022143A (en) | Thin film transistor, method for manufacturing same, and display device | |
WO2011056710A2 (en) | Thin film transistors having multiple doped silicon layers | |
JPWO2008044757A1 (en) | Conductive film forming method, thin film transistor, thin film transistor panel, and thin film transistor manufacturing method | |
US20130126345A1 (en) | Silicon device structure, and sputtering target used for forming the same | |
US20140357047A1 (en) | Semiconductor device and method for manufacturing the same | |
CN103201839B (en) | The method that deposition membrane electrode stacks with thin film | |
CN103782374A (en) | Wiring structure for display device | |
US8847237B2 (en) | Silicon carbide semiconductor device and method for manufacturing same | |
JP3924188B2 (en) | Hydrogen gas detection device and manufacturing method thereof | |
US8173905B2 (en) | Wiring structure and method for fabricating the same | |
CN102460638A (en) | Improving adhesiveness of fluorocarbon(cfx) film by doping of amorphous carbon (a small amount of silicon) | |
US8598580B2 (en) | Wiring structure, display apparatus, and semiconductor device | |
US8716129B2 (en) | Method for manufacturing silicon carbide semiconductor device | |
Ai et al. | Electrical properties of B-doped polycrystalline silicon thin films prepared by rapid thermal chemical vapour deposition | |
JP5234892B2 (en) | Thin film transistor substrate and display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SH COPPER PRODUCTS, CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HITACHI CABLE, LTD.;REEL/FRAME:030742/0034 Effective date: 20130301 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |