US20120070971A1 - Method for fabricating semiconductor devices using stress engineering - Google Patents
Method for fabricating semiconductor devices using stress engineering Download PDFInfo
- Publication number
- US20120070971A1 US20120070971A1 US13/236,627 US201113236627A US2012070971A1 US 20120070971 A1 US20120070971 A1 US 20120070971A1 US 201113236627 A US201113236627 A US 201113236627A US 2012070971 A1 US2012070971 A1 US 2012070971A1
- Authority
- US
- United States
- Prior art keywords
- anneal
- substrate
- laser
- stressor layer
- activation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 49
- 239000004065 semiconductor Substances 0.000 title claims abstract description 23
- 239000000758 substrate Substances 0.000 claims abstract description 33
- 230000004913 activation Effects 0.000 claims abstract description 24
- 239000002019 doping agent Substances 0.000 claims abstract description 20
- 238000009792 diffusion process Methods 0.000 claims abstract description 12
- 238000005224 laser annealing Methods 0.000 claims 1
- 230000015572 biosynthetic process Effects 0.000 abstract description 9
- 239000010410 layer Substances 0.000 description 49
- 125000006850 spacer group Chemical group 0.000 description 21
- 150000002500 ions Chemical class 0.000 description 7
- 239000007943 implant Substances 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 5
- 238000005280 amorphization Methods 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 239000000969 carrier Substances 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 238000000151 deposition Methods 0.000 description 4
- 230000008021 deposition Effects 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 230000003647 oxidation Effects 0.000 description 4
- 238000007254 oxidation reaction Methods 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000005669 field effect Effects 0.000 description 3
- 238000002513 implantation Methods 0.000 description 3
- 238000002955 isolation Methods 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 238000006731 degradation reaction Methods 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 229910021332 silicide Inorganic materials 0.000 description 2
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 238000007792 addition Methods 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 239000011261 inert gas Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000010849 ion bombardment Methods 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000000750 progressive effect Effects 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 238000001953 recrystallisation Methods 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823864—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate sidewall spacers, e.g. double spacers, particular spacer material or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7843—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being an applied insulating layer
Abstract
Description
- This application is a continuation-in-part of U.S. application Ser. No. 12/510,276 filed Jul. 28, 2009, which is a continuation of U.S. application Ser. No. 11/940,326 filed Nov. 15, 2007, now issued as U.S. Pat. No. 7,592,270 which is a continuation of U.S. application Ser. No. 11/304,412 filed Dec. 15, 2005, which is now abandoned. These applications are hereby incorporated by reference in their entireties.
- The present invention relates to generally to methods for fabricating semiconductor devices, and more particularly to methods for improving carrier mobility in semiconductor devices using stress engineering.
- Integrated circuits (ICs) comprising many tens of thousands of semiconductor devices including field effect transistors (FETs) are a cornerstone of modern microelectronic systems. A common active device within an integrated circuit is the metal-oxide-semiconductor field effect transistor (MOSFET). A MOSFET typically comprises a gate stack composed of a gate electrode and an underlying gate dielectric. The gate stack is formed over a semiconductor substrate with a source and a drain diffusion region formed within the substrate on opposed sides of the gate stack. A channel region is located under the gate dielectric and between the source and drain regions. During operation, the channel region is converted to an “inversion mode” where a conductive path is formed to link the source and drain when a voltage is applied to the gate electrode.
- One of the factors influencing the amount of current flow through a MOSFET channel is the mobility of carriers within the channel region. Specifically, an increase in the mobility of carriers in the transistor channel leads to a higher current during operation and correspondingly faster device operation. Therefore, semiconductor device structures and methods of fabrication that lead to increased mobility of carriers in the channel region are desirable.
- The present invention relates to semiconductor devices and in particular, to semiconductor devices that utilize strain engineering.
- In accordance with a first aspect of the invention, there is provided a method for fabricating a semiconductor device comprising providing a substrate comprising a first device region, forming a first device in the first device region, the first device comprising first diffusion regions and forming a stressor layer covering the substrate in the first device region and the first device, the stressor layer having a first stress value. A laser anneal is performed to memorize at least a portion of the first stress value in the first device followed by an activation anneal to activate dopants in the first diffusion regions.
- These and other objects, along with advantages and features of the present invention herein disclosed, will become apparent through reference to the following description and the accompanying drawings. Furthermore, it is understood that the features of the various embodiments described herein are not mutually exclusive and can exist in various combinations and permutations.
- In the drawings, like reference numbers generally refer to the same parts throughout the different views. Also, the drawings are not necessarily to scale, emphasis instead generally being placed upon illustrating the principles of the invention. In the following description, embodiments of the invention will now be described, by way of example with reference to the drawings of which:
-
FIGS. 1 to 5 are schematic cross-sectional views illustrating the results of progressive stages in fabricating a semiconductor structure in accordance with a first embodiment of the invention; -
FIG. 6 is a graph showing the Ioff versus Ion characteristics for a first transistor that is subjected to a laser process that combines SMT anneal and source/drain dopant activation and a second transistor where laser SMT and source/drain dopant activation is carried out separately; and -
FIG. 7 is a graph showing the Ioff versus Ion characteristics for two PMOS transistors processed in accordance with one embodiment of the invention. - The following embodiments are described in sufficient detail to enable those skilled in the art to make and use the invention. It is to be appreciated that other embodiments would be evident based on the present disclosure, and that system, process, or mechanical changes may be made without departing from the scope of the present invention.
-
FIGS. 1 to 5 are cross-sectional views illustrating process steps for fabricating Metal Oxide Field Effect Transistors (MOSFET) in accordance with one embodiment of the invention. It should be noted, however, that embodiments of the invention are described in the context of fabricating MOSFETs for illustrative purposes only and that the invention may also be applicable to the fabrication of other semiconductor devices such as but not limited to multi-gate transistors, annular gate transistors and high voltage transistors. - Additionally, it is to be understood that a plurality of conventional processes that are well known in the art and not repeated herein, may precede or follow
FIGS. 1-5 . Moreover, it is to be understood that many modifications, additions, and/or omissions may be made to the below described process without departing from the scope or spirit of the claimed subject matter. For example, the below described process may include fewer, or more steps. Also, it is to be appreciated that the present disclosure need not be limited to the initial semiconductor structure depicted byFIG. 1 . - Referring now to
FIG. 1 , therein is shown asemiconductor structure 10 comprising asemiconductor substrate 101 including first and second device regions (102, 104). By way of example, thesubstrate 101 may include any semiconducting material such as Si, SiC, SiGe, Si/SiGe. In other embodiments, the substrate may also be in the form of a silicon-on-insulator (SOI) configuration comprising a combination of semiconducting material formed above an insulating layer such as silicon dioxide. The substrate may also include one or more crystal orientations (e.g. (100) and/or (110) orientations), which may be strategically employed to enhance the carrier mobility of devices being fabricated. - In
FIG. 1 , an n-doped MOSFET (NMOS) is formed in thefirst device region 102 and a p-doped MOSFET (PMOS) is formed in thesecond device region 104. Shallow trench isolation (STI)structures 110 are formed within thesubstrate 101 to isolate the NMOS and PMOS devices from each other and also from other adjacent devices formed within the substrate. The STI structures may comprise a trench etched in the substrate with aliner layer 112 formed along the sidewalls and bottom of the trench and atrench fill material 114 filling the rest of the trench. Alternatively, other isolation structures such as field oxide isolation structures may also be used for this purpose. - The NMOS device comprises a p-
well 106 formed within a semiconducting portion of the substrate and agate electrode 122 formed above the surface of the substrate. A gate dielectric 120 separates the gate electrode from the surface of the substrate.First sidewall spacers 124 abut both vertical sidewalls of the gate dielectric and gate electrode stack, whilesecond sidewall spacers 126 abut the outer sidewalls of thefirst spacers 124. At this stage of the manufacturing process, n-type source drain extension (NSDE) 130 regions substantially aligned to the outer edges of thefirst spacers 124 and n-type source drain (NSD)regions 132 substantially aligned to the outer edges of thesecond spacers 126 have been formed within the substrate on opposed sides of thegate electrode 122. The NMOS also includes achannel region 134 located below the gate dielectric 120 between theNSDE regions 130. In one embodiment, the NSDE and NSD regions (130, 132) are formed by implantation of n-type dopants such as Phosphorus, Arsenic or compounds thereof. A higher dose is typically used for the formation ofNSD regions 132 and the dopants used for the two implant processes may be the same or different. - At least a surface portion of the
NSD region 132 extending from the surface of thesubstrate 101 is in an amorphous state. The depth and degree of amorphization being chosen so as to facilitate the memorization of stress transmitted from a subsequently deposited stressor layer to the NMOS device. In general, the amount of stress memorization increases with the depth of the amorphous region but there is also a need to avoid dopant punchthrough and mitigate substrate damage caused by any amorphization implant. - The substrate in the
NSD regions 132 may be transformed from a crystalline to amorphous state by implanting atoms such as Ge, Si, or inert gases like Ne, Ar, Kr into the targeted region. In one embodiment, the amorphization implant is carried out separately from the NSDE and NSD implant processes. It may take the form of an intermediate pre-amorphization implant step that is performed after the formation of thesecond spacers 126 and before implantation of N+ source/drain dopants. In another embodiment, the process of implanting NSDE and/or NSD dopants into the substrate may be capable of creating a degree of amorphization that is sufficient for the efficient transmission of stress from the above mentioned stress layer to theNMOS channel 134. - The PMOS device in
FIG. 1 comprises an n-well 108 formed within a semiconducting portion of thesecond device region 104 and agate electrode 142 formed above the surface of the substrate. A gate dielectric 140 separates the gate electrode from the surface of the substrate.Third sidewall spacers 144 abut both vertical sidewalls of the PMOS gate dielectric and gate electrode stack, whilefourth sidewall spacers 146 abut the outer sidewalls of thethird spacers 144. At this stage of the manufacturing process, p-type source drain extension (PSDE) 150 regions substantially aligned to the outer edges of thethird spacers 144 and p-type source drain (PSD)regions 152 substantially aligned to the outer edges of thefourth spacers 146 have been formed within the substrate on opposed sides of thegate electrode 142. The PMOS also includes achannel region 154 located in the substrate region below thegate dielectric 140. In one embodiment, the PSDE and PSD regions (150, 152) are formed by implantation of p-type dopants such as Boron, Aluminum, Gallium, Indium or compounds thereof. A higher dose is typically used for the formation ofPSD regions 152 and the dopants used for the two implant processes may be the same or different. - Each of the foregoing gate dielectric layer, gate electrode layer and spacers may be formed in a manner generally conventional in the semiconductor fabrication art. For example, the gate dielectric layer may comprise a dielectric material such as but not limited to silicon dioxide, silicon oxynitride, silicon nitride, a high-K metal oxide or a combination thereof. The gate dielectric may also be deposited using methods such as thermal oxidation, chemical vapor deposition, rapid thermal oxidation or the like. As for the gate electrode, it may comprise a conductive or semi-conductive material. Non-limiting examples include doped polysilicon, a metal silicide or a combination thereof. In one embodiment, the first and third spacers (124, 144) may comprise silicon oxide and the second and fourth spacers silicon nitride. Alternatively, other material compositions may also be used for the spacers depending on design and performance requirements and the number of sidewall spacers may also vary from that illustrated in
FIG. 1 . In one embodiment, the first and third spacers are formed by thermal oxidation while the second and fourth spacers are formed by the blanket deposition of a second spacer layer e.g. by chemical vapor deposition followed by an anisotropic etch process to remove lateral portions thereof. Alternatively, the spacers may also be formed by other methods. - Referring now to
FIG. 2 , therein is shown thesemiconductor structure 10 ofFIG. 1 after the formation of aconformal stressor layer 220 that extends across the NMOS and PMOS device regions (102,104). Thestressor layer 220 covers the source/drain, gate electrode and sidewall spacers of both devices. In the presently described embodiment, thestressor layer 220 exhibits a net tensile stress. The magnitude of stress is selected so that a resultant tensile stress that enhances the mobility of carriers in the NMOS channel can eventually be provided in the NMOS channel. Thestressor layer 220 comprises aliner layer 230 and afirst stress layer 240. Preferably, theliner layer 230 is formed of a material that can act as an etch stop layer during a subsequent etch process for removing thefirst stress layer 240. In one embodiment, theliner layer 230 is a silicon oxynitride (SiON) or silicon carbide (SiC) layer while thefirst stress layer 240 is a high tensile stress silicon nitride layer. Alternatively, doped silicon or other combinations of materials may also be used for the first stress layer. The stressor layer may also consist of only a single layer or comprise more than two layers so long as it exhibits a net tensile stress with the aforementioned characteristics. In one embodiment, the net tensile stress of thestressor layer 220 may range from 0.5 GPa/cm2 to 2 GPa/cm2. Exemplary methods for forming thestressor layer 220 include, but are not limited to chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), high density plasma deposition (HDP) or thermal oxidation or a combination thereof. In one embodiment, the process parameters associated with the formation of one or more layers in thestressor layer 220 may be tuned to provide a layer with a desired level of stress. Exemplary process parameters that can be tuned include one or more of deposition temperature, pressure, and ion bombardment during deposition. - In
FIG. 3 thesemiconductor structure 10 is subjected to laser radiation during a laser stress memorization technique (SMT) anneal step. The laser SMT process is configured so that at least a portion of the tensile stress from thestressor layer 220 is transmitted to the underlying substrate and memorized in the form of a tensile stress along the lateral direction of theNMOS channel region 134. The tensile stress memorized in the NMOS as a result of the SMT anneal is more or less maintained even after thestressor layer 220 is subsequently removed and is of a value that is sufficient to enhance the mobility of electrons in theNMOS channel region 134. Without limiting ourselves to any particular theory, stress memorization may be caused by recrystallization of the NSD regions and portions of the gate electrode in the presence of theoverlying stressor layer 220 during laser SMT anneal. - The laser SMT anneal conditions are also chosen so that the amorphized portions of the NSD regions are re-crystallized and substantial activation of the NSD dopants occurs during the SMT anneal. The laser SMT anneal may comprise the use of a gas laser source such as CO2/Argon-ion, or an excimer laser such as of ArF [193 nm], KrCl [222 nm], KrF [248 nm], XeCl [308 nm], and XeF [351 nm]). The duration of the laser SMT anneal may fall within the us—ns range with the laser source heating the substrate to a peak temperature of between 900° C. to 1400° C. The chuck temperature may range between 500° C. to 1000° C. It is to be appreciated that these parameters are not limiting and those skilled in the art will appreciate that the specific combination of parameters chosen will vary and additional parameters may also be employed/manipulated to effect the purpose of stress memorization and substantial dopant activation.
- In general, the amount of stress transferred from a stressor layer to the channel of an NMOS tends increase with SMT anneal temperature. In this regard, laser SMT offers an advantage over other SMT anneal techniques such as lamp-based spike anneal because a laser source can achieve a peak temperature in excess of 1200° C. compared to a maximum temperature of between 1000 to 11150 ° C. for a lamp-based rapid thermal anneal source. Furthermore, laser anneal also has a lower thermal budget compared to other anneal sources such as rapid thermal anneal and lamp based anneals. The lower thermal budget allows for the use of high SMT anneal temperatures without incurring excessive junction outdiffusion.
-
FIG. 4 shows thesemiconductor structure 10 ofFIG. 3 after completion of the laser SMT anneal and removal of thefirst stress layer 240. Thefirst stress layer 240 may be removed using reactive ion etching or a wet etch process. Preferably, theliner layer 230 acts as an etch stop layer during the etch process for removing thefirst stress layer 240. In other embodiments, the first stress layer may also be retained. However, the inventors have found that removing the stress layer prior to the subsequent source/drain activation anneal tends to result in superior device performance. - Following the laser SMT anneal, a source/drain dopant activation anneal (as represented by
arrows 520 inFIG. 5 ) is carried. The purpose of the source/drain anneal is not only to activate source/drain dopants in both the NSD and PSD regions (132, 152) but to effect a desired amount of outward diffusion for the NSD and PSD regions (132, 152) so that the two regions achieve a junction depth that is within a predetermined range where the device can operate with the desired performance. The source/drain dopant activation anneal preferably comprises lamp-based spike anneal and a laser anneal. In another embodiment, the source/drain activation anneal also consist of only a lamp-based spike anneal. The inclusion of the additional source/drain laser anneal helps to enhance dopant activation and lower source/drain series resistance and in certain instances may help to bring about superior device performance compared to a process consisting only of the lamp-based spike anneal. -
FIG. 6 is a graph showing the Ioff versus Ion characteristics (620, 640, 660) for three exemplary NMOS transistors with similar physical dimensions but subjected to different SMT and source/drain anneal processes. Thefirst NMOS transistor 620 was subjected to a laser process that combines both SMT and source/drain activation. The second NMOS 640 was subjected to a laser SMT process and a separate source/drain anneal process. The source/drain anneal for the second NMOS 640 comprised of a lamp-based spike anneal and a laser anneal configured to provide for source/drain dopant activation and outward diffusion of the NSD and PSD regions so that the associated junction depth is within a predetermined range. The source/drain laser anneal for the second transistor does not form part of the laser SMT process but is a separate step performed after the laser SMT process. As for thethird NMOS 660, the SMT and source/drain anneal are integrated into a single lamp based spike anneal. Apart from the aforementioned SMT and source/drain anneal processes the three NMOS transistors were processed in a similar manner. As evident fromFIG. 6 , the second NMOS 640 has a higher Ion compared to the third NMOS for the same given Ioff. Thefirst NMOS 620, on the other hand, exhibits completely different Ioff versus Ion characteristics. Therefore, subjecting the transistor to a laser anneal and separate source/drain activation anneal 640 advantageously results in superior performance compared to when the SMT and source/drain activation is integrated into a single lamp based spike anneal process. - It will be appreciated by those skilled in the art that after the source/drain activation anneal, additional conventional steps such as silicide contact formation, interconnect formation etc. can be performed as desired for the formation of an NMOS and PMOS transistor.
- In one embodiment (not shown), portions of the
stressor layer 220 overlying the PMOS device may be selectively removed before commencing the laser SMT anneal shown inFIG. 3 . This is to prevent the transfer of tensile stress from thestressor layer 220 to the PMOS. It is known that tensile stress leads to a decrease in hole mobility and as such PMOS drive current. However, the inventors have discovered that by performing a laser SMT and followed by a source/drain activation anneal that is configured to activate source/drain dopants and effect a desired amount of outward diffusion for the NSD and PSD regions, removal of stressor layer portions overlying the PMOS may no longer be necessary. Specifically, the inventors have observed that a PMOS processed in the above manner shows insignificant performance degradation even with an overlying tensile stressor layer during laser SMT anneal. The results of one such embodiment is shown inFIG. 7 which contains the Ioff versus Ion characteristics for afirst PMOS transistor 720 that is processed with no stressor layer overlying it during laser SMT anneal and asecond PMOS transistor 740 that is processed with a tensile stressor layer present during laser SMT anneal. Apart from the above mentioned differences, the first and second transistors were processed in a similar manner including a source/drain activation anneal comprising a lamp-based spike anneal and a laser anneal. As evident fromFIG. 7 , the Ioff versus Ion curves (720, 740) for the first and second transistors are substantially matched, thereby demonstrating that it is possible to retain the tensile stressor layer over the PMOS during laser SMT anneal without resulting in significant PMOS performance degradation. - The invention may be embodied in other specific forms without departing from the spirit or essential characteristics thereof. The foregoing embodiments, therefore, are to be considered in all respects illustrative rather than limiting the invention described herein. Scope of the invention is thus indicated by the appended claims, rather than by the foregoing description, and all changes that come within the meaning and range of equivalency of the claims are intended to be embraced therein.
Claims (12)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/236,627 US8153537B1 (en) | 2005-12-15 | 2011-09-19 | Method for fabricating semiconductor devices using stress engineering |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/304,412 US20070141775A1 (en) | 2005-12-15 | 2005-12-15 | Modulation of stress in stress film through ion implantation and its application in stress memorization technique |
US11/940,326 US7592270B2 (en) | 2005-12-15 | 2007-11-15 | Modulation of stress in stress film through ion implantation and its application in stress memorization technique |
US12/510,276 US8119541B2 (en) | 2005-12-15 | 2009-07-28 | Modulation of stress in stress film through ion implantation and its application in stress memorization technique |
US13/236,627 US8153537B1 (en) | 2005-12-15 | 2011-09-19 | Method for fabricating semiconductor devices using stress engineering |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/510,276 Continuation-In-Part US8119541B2 (en) | 2005-12-15 | 2009-07-28 | Modulation of stress in stress film through ion implantation and its application in stress memorization technique |
Publications (2)
Publication Number | Publication Date |
---|---|
US20120070971A1 true US20120070971A1 (en) | 2012-03-22 |
US8153537B1 US8153537B1 (en) | 2012-04-10 |
Family
ID=45818121
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/236,627 Expired - Fee Related US8153537B1 (en) | 2005-12-15 | 2011-09-19 | Method for fabricating semiconductor devices using stress engineering |
Country Status (1)
Country | Link |
---|---|
US (1) | US8153537B1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150099350A1 (en) * | 2013-10-07 | 2015-04-09 | Applied Materials, Inc. | Enabling high activation of dopants in indium-aluminum-galium-nitride material system using hot implantation and nanosecond annealing |
US20150187656A1 (en) * | 2013-12-29 | 2015-07-02 | Texas Instruments Incorporated | Laser anneals for reduced diode leakage |
US9368627B2 (en) * | 2014-09-11 | 2016-06-14 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure and manufacturing method thereof |
CN105742354A (en) * | 2014-12-29 | 2016-07-06 | 台湾积体电路制造股份有限公司 | FinFET with Multiple Dislocation Planes and Method for Forming the Same |
US20210005455A1 (en) * | 2019-07-01 | 2021-01-07 | Micron Technology, Inc. | Atom implantation for reduction of compressive stress |
US11133222B2 (en) * | 2018-10-26 | 2021-09-28 | Taiwan Semiconductor Manufacturing Company Ltd. | Method for manufacturing semiconductor structure |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9767407B2 (en) * | 2015-09-18 | 2017-09-19 | Samsung Electronics Co., Ltd. | Weighting device, neural network, and operating method of the weighting device |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10242081A (en) | 1996-12-26 | 1998-09-11 | Sony Corp | Manufacture of semiconductor device |
JP2003086708A (en) | 2000-12-08 | 2003-03-20 | Hitachi Ltd | Semiconductor device and manufacturing method thereof |
JP2002190535A (en) | 2000-12-21 | 2002-07-05 | Mitsubishi Electric Corp | Semiconductor device and its fabricating method |
KR100423912B1 (en) * | 2001-05-04 | 2004-03-24 | 삼성전자주식회사 | Method of forming cmos type semiconductor device |
US6770521B2 (en) | 2001-11-30 | 2004-08-03 | Texas Instruments Incorporated | Method of making multiple work function gates by implanting metals with metallic alloying additives |
US6664172B2 (en) | 2002-01-22 | 2003-12-16 | United Microelectronics Corp. | Method of forming a MOS transistor with improved threshold voltage stability |
US6573172B1 (en) | 2002-09-16 | 2003-06-03 | Advanced Micro Devices, Inc. | Methods for improving carrier mobility of PMOS and NMOS devices |
US7388259B2 (en) * | 2002-11-25 | 2008-06-17 | International Business Machines Corporation | Strained finFET CMOS device structures |
KR100500451B1 (en) | 2003-06-16 | 2005-07-12 | 삼성전자주식회사 | Methods of fabricating a semiconductor device including a MOS transistor having a strained channel |
US7144767B2 (en) * | 2003-09-23 | 2006-12-05 | International Business Machines Corporation | NFETs using gate induced stress modulation |
US6939814B2 (en) | 2003-10-30 | 2005-09-06 | International Business Machines Corporation | Increasing carrier mobility in NFET and PFET transistors on a common wafer |
US6982196B2 (en) | 2003-11-04 | 2006-01-03 | International Business Machines Corporation | Oxidation method for altering a film structure and CMOS transistor structure formed therewith |
US7381609B2 (en) | 2004-01-16 | 2008-06-03 | International Business Machines Corporation | Method and structure for controlling stress in a transistor channel |
US7052946B2 (en) | 2004-03-10 | 2006-05-30 | Taiwan Semiconductor Manufacturing Co. Ltd. | Method for selectively stressing MOSFETs to improve charge carrier mobility |
US7429517B2 (en) | 2004-05-13 | 2008-09-30 | Texas Instruments Incorporated | CMOS transistor using high stress liner layer |
US6984564B1 (en) | 2004-06-24 | 2006-01-10 | International Business Machines Corporation | Structure and method to improve SRAM stability without increasing cell area or off current |
US7214629B1 (en) | 2004-11-16 | 2007-05-08 | Xilinx, Inc. | Strain-silicon CMOS with dual-stressed film |
US7232730B2 (en) | 2005-04-29 | 2007-06-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming a locally strained transistor |
US7256084B2 (en) | 2005-05-04 | 2007-08-14 | Chartered Semiconductor Manufacturing Ltd. | Composite stress spacer |
US7589385B2 (en) | 2005-07-26 | 2009-09-15 | United Microelectronics Corp. | Semiconductor CMOS transistors and method of manufacturing the same |
US7479465B2 (en) | 2006-07-28 | 2009-01-20 | Freescale Semiconductor, Inc. | Transfer of stress to a layer |
-
2011
- 2011-09-19 US US13/236,627 patent/US8153537B1/en not_active Expired - Fee Related
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150099350A1 (en) * | 2013-10-07 | 2015-04-09 | Applied Materials, Inc. | Enabling high activation of dopants in indium-aluminum-galium-nitride material system using hot implantation and nanosecond annealing |
US20150187656A1 (en) * | 2013-12-29 | 2015-07-02 | Texas Instruments Incorporated | Laser anneals for reduced diode leakage |
US9368627B2 (en) * | 2014-09-11 | 2016-06-14 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure and manufacturing method thereof |
CN105742354A (en) * | 2014-12-29 | 2016-07-06 | 台湾积体电路制造股份有限公司 | FinFET with Multiple Dislocation Planes and Method for Forming the Same |
US11133222B2 (en) * | 2018-10-26 | 2021-09-28 | Taiwan Semiconductor Manufacturing Company Ltd. | Method for manufacturing semiconductor structure |
US20210375694A1 (en) * | 2018-10-26 | 2021-12-02 | Taiwan Semiconductor Manufacturing Company Ltd. | Method for manufacturing semiconductor structure |
US11676867B2 (en) * | 2018-10-26 | 2023-06-13 | Taiwan Semiconductor Manufacturing Company Ltd. | Method for manufacturing semiconductor structure |
US20210005455A1 (en) * | 2019-07-01 | 2021-01-07 | Micron Technology, Inc. | Atom implantation for reduction of compressive stress |
US11011378B2 (en) * | 2019-07-01 | 2021-05-18 | Micron Technology, Inc. | Atom implantation for reduction of compressive stress |
Also Published As
Publication number | Publication date |
---|---|
US8153537B1 (en) | 2012-04-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8836036B2 (en) | Method for fabricating semiconductor devices using stress engineering | |
US7879667B2 (en) | Blocking pre-amorphization of a gate electrode of a transistor | |
EP2036130B1 (en) | N-channel mosfets comprising dual stressors, and methods for forming the same | |
US7678637B2 (en) | CMOS fabrication process | |
US8114727B2 (en) | Disposable spacer integration with stress memorization technique and silicon-germanium | |
US20050054164A1 (en) | Strained silicon MOSFETs having reduced diffusion of n-type dopants | |
US8153537B1 (en) | Method for fabricating semiconductor devices using stress engineering | |
US20140220757A1 (en) | Pinch-off control of gate edge dislocation | |
CN108461394B (en) | Method for manufacturing semiconductor device using stress memorization technology and semiconductor device | |
JP5559639B2 (en) | Semiconductor device and manufacturing method thereof | |
US20220102553A1 (en) | Damage implantation of cap layer | |
JP2006278974A (en) | Semiconductor device and manufacturing method thereof | |
TW200939353A (en) | Method for fabricating super-steep retrograde well MOSFET on SOI or bulk silicon substrate, and device fabricated in accordance with the method | |
JP5614184B2 (en) | Manufacturing method of semiconductor device | |
US8450171B2 (en) | Strained semiconductor device and method of making same | |
US7754555B2 (en) | Transistor having a channel with biaxial strain induced by silicon/germanium in the gate electrode | |
US7358571B2 (en) | Isolation spacer for thin SOI devices | |
JP2000349039A (en) | Manufacture of semiconductor device having shallow diffusion layer | |
US20090170256A1 (en) | Annealing method for sige process | |
JP4207591B2 (en) | Manufacturing method of semiconductor device having shallow diffusion layer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES SINGAPORE PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YEONG, SAI HOOI;WANG, TAO;PANDEY, SHESH MANI;AND OTHERS;SIGNING DATES FROM 20111125 TO 20111206;REEL/FRAME:027329/0257 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: ALSEPHINA INNOVATIONS INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES SINGAPORE PTE. LTD.;REEL/FRAME:049669/0775 Effective date: 20181126 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20200410 |
|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ALSEPHINA INNOVATIONS, INC.;REEL/FRAME:053351/0839 Effective date: 20200211 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES SINGAPORE PTE. LTD., SINGAPORE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054481/0673 Effective date: 20201117 |