US20120007239A1 - Methods, devices, and materials for metallization - Google Patents

Methods, devices, and materials for metallization Download PDF

Info

Publication number
US20120007239A1
US20120007239A1 US12/832,034 US83203410A US2012007239A1 US 20120007239 A1 US20120007239 A1 US 20120007239A1 US 83203410 A US83203410 A US 83203410A US 2012007239 A1 US2012007239 A1 US 2012007239A1
Authority
US
United States
Prior art keywords
alloy
silver
cobalt
copper
wetting layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US12/832,034
Other versions
US8518815B2 (en
Inventor
Artur Kolics
William T. Lee
Fritz Redeker
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lam Research Corp
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US12/832,034 priority Critical patent/US8518815B2/en
Assigned to LAM RESEARCH CORPORATION reassignment LAM RESEARCH CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KOLICS, ARTUR, MR., LEE, WILLIAM T., MR., REDEKER, FRITZ, MR.
Priority to KR1020137000395A priority patent/KR101882034B1/en
Priority to CN201180032025.4A priority patent/CN102971840B/en
Priority to JP2013517641A priority patent/JP5868968B2/en
Priority to SG2012092243A priority patent/SG186360A1/en
Priority to KR1020187020773A priority patent/KR20180085824A/en
Priority to PCT/IB2011/052895 priority patent/WO2012004710A2/en
Priority to TW100124041A priority patent/TWI554644B/en
Publication of US20120007239A1 publication Critical patent/US20120007239A1/en
Priority to US13/973,382 priority patent/US9006893B2/en
Publication of US8518815B2 publication Critical patent/US8518815B2/en
Application granted granted Critical
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
    • H01L21/76849—Barrier, adhesion or liner layers formed in openings in a dielectric the layer being positioned on top of the main fill metal
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
    • H01L2224/0346—Plating
    • H01L2224/03464—Electroless plating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/0502—Disposition
    • H01L2224/05026—Disposition the internal layer being disposed in a recess of the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05124—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05155—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05157—Cobalt [Co] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05573—Single external layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05601—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/05611—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05639—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05655—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05657—Cobalt [Co] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05666—Titanium [Ti] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13023—Disposition the whole bump connector protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354—Coating
    • H01L2224/13599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/2954—Coating
    • H01L2224/29599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00012—Relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00013—Fully indexed content
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits

Definitions

  • One or more embodiments of this invention pertain to fabrication of electronic devices such as integrated circuits; more specifically, one or more embodiments of this invention relate to materials and metallization layers for structures that include solder contacts.
  • Solder contacts for electrical connections have been in use in electronic devices for a long time. Numerous established processes exist and are in use for fabricating such devices. Many of these processes have provided satisfactory results and few, if any, major improvements have been made to many of these established processes.
  • the present inventors have made one or more discoveries that may be pertinent to solder contact technology such as that for electronic devices.
  • the one or more discoveries may have the potential to provide one or more methods, materials, and/or electronic devices that involve or use solder contact technology.
  • One or more aspects of this invention pertain to fabrication of electronic devices.
  • One aspect of the present invention is a method of making an electronic device. According to one embodiment, the method comprises providing a substrate, electrolessly depositing a barrier metal at least on portions of the substrate; and using wet chemistry such as electroless deposition to deposit a substantially gold-free wetting layer having solder wettability onto the barrier metal.
  • the electronic device comprises a metallization stack.
  • the metallization stack comprises a barrier metal deposited electrolessly and a substantially gold-free wetting layer deposited on the barrier metal, and the wetting layer is wettable by solder.
  • FIG. 1 is a process flow diagram of an embodiment of the present invention.
  • FIG. 2 is a diagram of an embodiment of the present invention.
  • FIG. 3 is a diagram of an embodiment of the present invention.
  • FIG. 4 is a diagram of an embodiment of the present invention.
  • One or more embodiments of the present invention pertain to methods, devices, materials, and/or metallization layers for structures that include solder. More specifically, the present invention is directed toward materials and metallization layers for electronic devices that comprise solder.
  • Embodiments of the present invention will be discussed below primarily in the context of processing semiconductor wafers such as silicon wafers used for fabricating electronic devices.
  • the electronic devices include copper and/or another electrical conductor.
  • the electronic devices have one or more electrical connections that include solder.
  • embodiments in accordance with the present invention may be used for other types of semiconductor devices and wafers other than semiconductor wafers.
  • Process flow diagram 40 includes providing a substrate 50 .
  • the substrate may be a substrate such as a semiconductor wafer such as a silicon wafer or a substrate of another material suitable for fabricating electronic devices.
  • Process flow diagram 40 comprises electrolessly depositing (ELD) a barrier metal 60 at least over portions of the substrate.
  • Process flow diagram 40 also comprises wet chemical deposit such as electrolessly depositing a wetting layer 70 .
  • the wetting layer is a substantially gold-free wetting layer having solder wettability.
  • the wetting layer is deposited on the barrier metal.
  • a process flow diagram for an embodiment of the present invention may include process flow diagram 40 further comprising forming solder contacts with the wetting layer.
  • the providing a substrate 50 may be accomplished using a variety of substrates. In other words, a variety of substrates may be used in process flow diagram 40 for additional embodiments of the present invention.
  • the providing a substrate 50 comprises providing a substrate comprising one or more electrical contact pads, and the electrolessly depositing a barrier metal 60 comprises electrolessly depositing the barrier metal onto the one or more electrical contact pads.
  • the providing a substrate 50 comprises providing a substrate comprising one or more through substrate via conductors, and the electrolessly depositing a barrier metal 60 comprises electrolessly depositing the barrier metal onto the one or more through substrate via conductors.
  • the providing a substrate 50 comprises providing a substrate comprising one or more vias, and the electrolessly depositing a barrier metal 60 comprises electrolessly depositing the barrier metal onto the walls of the one or more vias.
  • process flow diagram 40 comprises depositing the barrier metal to a thickness of 0.2 micrometer to 1 micrometer and all values and ranges subsumed therein.
  • the barrier metal is electrolessly deposited without using palladium or other precious metals to act as activation metals to initiate the deposition process.
  • one or more embodiments of the present invention use electroless deposition baths that comprise reducing agents such as borane for the electroless deposition process.
  • reducing agents such as borane for the electroless deposition process.
  • borane as at least one of the reducing agents in an electroless deposition bath, according to one or more embodiments of the present invention may avoid the formation of black pads that are typically associated with nickel phosphorus barrier layers with gold wetting layers.
  • Process flow diagram 40 can be modified for a variety of embodiments of the present invention that comprise using one or more options for electrolessly depositing wetting layer 70 .
  • Options for process flow diagram 40 for electrolessly depositing the wetting layer 70 include, but are not limited to: Electrolessly depositing a substantially gold-free wetting layer that comprises electrolessly depositing tin or a tin alloy. Electrolessly depositing a substantially gold-free wetting layer that comprises electrolessly depositing silver or a silver alloy. Electrolessly depositing a substantially gold-free wetting layer that comprises electrolessly depositing silver tungsten alloy with 3-4 atomic percent tungsten.
  • Electrolessly depositing a substantially gold-free wetting layer that comprises electrolessly depositing cobalt tin alloy, cobalt copper alloy, cobalt silver alloy, cobalt copper tin alloy, cobalt copper silver alloy, cobalt silver tin alloy, or cobalt copper silver tin alloy.
  • Electrolessly depositing a substantially gold-free wetting layer that comprises electrolessly depositing nickel copper alloy, nickel silver alloy, nickel copper silver alloy, nickel copper tin alloy, nickel silver tin alloy, or nickel copper silver tin alloy.
  • Electrolessly depositing a substantially gold-free wetting layer that comprises electrolessly depositing iron tin alloy, iron copper alloy, iron silver alloy, iron copper tin alloy, iron copper silver alloy, iron silver tin alloy, or iron copper silver tin alloy.
  • Electrolessly depositing a substantially gold-free wetting layer that comprises electrolessly depositing a thickness of nickel alloy having a first composition and a thickness of nickel alloy having a second composition. Electrolessly depositing a substantially gold-free wetting layer that comprises electrolessly depositing a thickness of cobalt alloy having a first composition and a thickness of cobalt alloy having a second composition. Electrolessly depositing a substantially gold-free wetting layer that comprises electrolessly depositing a thickness of iron alloy having a first composition and a thickness of iron alloy having a second composition.
  • one or more embodiments of the present invention may further comprise incorporating boron and/or phosphorus in the substantially gold-free wetting layer.
  • one or more of the options for electrolessly depositing a wetting layer 70 may be combined.
  • process flow diagram 40 may further comprise using one or more corrosion prevention procedures on the surface of the wetting layer to keep the surface suitable for making solder contact.
  • corrosion prevention procedures include, but are not limited to, depositing a corrosion protective film on the wetting layer; forming an organic solderabily preservative layer; rinsing the wetting layer with a solution containing a corrosion inhibitor; and adjusting the composition of the surface of the wetting layer so that it is less susceptible to corrosion.
  • one or more embodiments of the present invention comprise using wetting layers in which the composition of the wetting layer is not constant through the thickness of the wetting layer.
  • the composition change can be accomplished by changing one or more deposition conditions such as the temperature for the deposition process, and such as the composition of the plating formulation.
  • Embodiments of the present invention that comprise electrolessly depositing a thickness of cobalt alloy having a first composition and a thickness of cobalt alloy having a second composition can also use changes in one or more deposition conditions to accomplish the changes in composition of the wetting layer.
  • Embodiments of the present invention that comprise electrolessly depositing a thickness of iron alloy having a first composition and a thickness of iron alloy having a second composition can also use changes in one or more deposition conditions to accomplish the changes in composition of the wetting layer.
  • One or more embodiments of the present invention include methods according to process flow diagram 40 wherein the electrolessly depositing a barrier metal at least over portions of the substrate 60 and the electrolessly depositing a substantially gold-free wetting layer 70 having solder wettability are accomplished using an electroless deposition bath composition at a temperature T 1 to deposit the barrier metal and using the electroless deposition bath composition at another temperature T 2 to deposit the wetting layer wherein T 1 does not equal T 2 .
  • T 1 and T 2 are sufficiently different to cause electroless deposition of materials having different compositions from the same electroless deposition bath composition.
  • the electrolessly depositing a barrier metal at least over portions of the substrate 60 and the electrolessly depositing a substantially gold-free wetting layer 70 having solder wettability are accomplished using an electroless deposition bath composition over a range of temperatures TR 1 to deposit the barrier metal and using the electroless deposition bath composition over another range of temperatures TR 2 to deposit the wetting layer wherein TR 1 and TR 2 are dissimilar.
  • TR 1 and TR 2 are sufficiently different to cause electroless deposition of materials having different compositions from the same electroless deposition bath composition.
  • the thickness composition profile of the barrier metal may vary as a result of the temperature variation in TR 1 and/or the thickness composition profile of the wetting layer may vary as a result of the temperature variation in TR 2 .
  • Another embodiment of the present invention includes a method of making an electronic device.
  • the method comprises providing a substrate 50 that comprises providing a substrate that comprises one or more electrical contact pads and/or one or more through-substrate via conductors.
  • the method also comprises electrolessly depositing a barrier metal 60 that comprises electrolessly depositing a barrier metal that comprises at least one of the elements nickel and cobalt.
  • the barrier layer has a thickness of 0.2 micrometer to 1 micrometer and all values and ranges subsumed therein at least over portions of the one or more electrical contact pads and/or the one or more through-substrate via conductors.
  • the method comprises electrolessly depositing at least one of: tin or a tin alloy; silver tungsten alloy with 3-4 atomic percent tungsten; copper or a copper alloy; cobalt tin alloy; cobalt copper alloy; cobalt silver alloy; cobalt copper tin alloy; cobalt copper silver alloy; cobalt silver tin alloy; cobalt copper silver tin alloy; nickel copper alloy; nickel silver alloy; nickel copper silver alloy; nickel copper tin alloy; nickel silver tin alloy; nickel copper silver tin alloy; iron tin alloy; iron copper alloy; iron silver alloy; iron copper tin alloy; iron copper silver alloy; iron silver tin alloy; iron copper silver tin alloy; iron copper silver tin alloy; iron copper silver tin alloy; iron copper silver tin alloy; iron copper silver tin alloy; a thickness of nickel alloy having a first composition and a thickness of nickel alloy having a second composition; a thickness of cobalt alloy having a first composition and a thickness of cobalt alloy
  • Electronic device 100 comprises a substrate 102 having a base 106 , contact pad 110 supported on base 106 , and a passivation layer 112 over base 106 .
  • Electronic device 100 further comprises a metallization stack comprising an electrolessly deposited barrier metal 114 on electrical contact pad 110 and an electrolessly deposited substantially gold-free wetting layer 118 on barrier metal 114 .
  • Wetting layer 118 is wettable by solder.
  • Electronic device 100 further includes solder 122 contacting wetting layer 118 .
  • FIG. 2 shows solder 122 as a solder ball that may be used for making another electrical contact.
  • FIG. 2 also shows electronic device 100 having optional passivation layer 124 .
  • substrate 102 may comprise a completed or partially completed integrated circuit device.
  • base 106 may be a semiconductor such as silicon or it may be another material suitable for the fabrication of electronic devices.
  • contact pad 110 may comprise a contact pad such as a final metal contact pad for electronic devices such as an aluminum contact pad and such as a copper contact pad.
  • One or more embodiments of the present invention comprise having electrical contact pad 110 at least partially covered by barrier metal 114 .
  • barrier metal 114 comprising at least one of the elements nickel and cobalt.
  • electronic device 100 has a thickness of barrier metal 114 that is about 0.2 micrometer to 1 micrometer and all values and ranges subsumed therein.
  • barrier metal 114 comprises at least one of the elements nickel and cobalt and a thickness of the barrier metal 114 is about 0.2 micrometer to 1 micrometer and all values and ranges subsumed therein.
  • Additional embodiments of the present invention may have wetting layer 118 comprising one or more of a variety of materials systems.
  • materials systems suitable for use as wetting layer 118 include, but are not limited to: Wetting layer 118 comprising tin or a tin alloy.
  • Wetting layer 118 comprising cobalt tin alloy, cobalt copper alloy, cobalt silver alloy, cobalt copper tin alloy, cobalt copper silver alloy, cobalt silver tin alloy, or cobalt copper silver tin alloy.
  • Wetting layer 118 comprising nickel copper alloy, nickel silver alloy, nickel copper silver alloy, nickel copper tin alloy, nickel silver tin alloy, or nickel copper silver tin alloy.
  • Wetting layer 118 comprising iron tin alloy, iron copper alloy, iron silver alloy, iron copper tin alloy, iron copper silver alloy, iron silver tin alloy, or iron copper silver tin alloy.
  • Wetting layer 118 comprising a thickness of nickel alloy having a first composition and a thickness of nickel alloy having a second composition.
  • Wetting layer 118 comprising a thickness of cobalt alloy having a first composition and a thickness of cobalt alloy having a second composition.
  • Wetting layer 118 comprising a thickness of iron alloy having a first composition and a thickness of iron alloy having a second composition.
  • Wetting layer 118 further comprising boron and/or phosphorus.
  • Electronic device 200 comprises a substrate 202 having a through-substrate via 210 , and a through-substrate via electrical conductor 212 .
  • Electronic device 200 also includes a passivation layer 224 over substrate 202 .
  • Electronic device 200 further comprises a metallization stack comprising an electrolessly deposited barrier metal 214 on electrical conductor 212 and a substantially gold-free wetting layer 218 on barrier metal 214 .
  • substantially gold-free wetting layer 218 is deposited on barrier metal 214 electrolessly.
  • Wetting layer 218 is wettable by solder.
  • Electronic device 200 further includes solder 222 contacting wetting layer 218 .
  • substrate 202 may comprise a completed or partially completed integrated circuit device.
  • substrate 202 may be a semiconductor such as silicon or it may be another material suitable for the fabrication of electronic devices.
  • through-substrate via electrical conductor 212 may comprise an electrical conductor such as, but not limited to, aluminum, copper, polysilicon, solder, and tungsten.
  • One or more embodiments of the present invention comprise having through-substrate via electrical conductor 212 at least partially covered by barrier metal 214 .
  • barrier metal 214 comprising at least one of the elements nickel and cobalt.
  • electronic device 200 has a thickness of barrier metal 214 that is about 0.2 micrometer to 1 micrometer and all values and ranges subsumed therein.
  • barrier metal 214 comprises at least one of the elements nickel and cobalt and a thickness of the barrier metal 214 is about 0.2 micrometer to 1 micrometer and all values and ranges subsumed therein.
  • Additional embodiments of the present invention may have wetting layer 218 comprising one or more of a variety of materials systems.
  • materials systems suitable for use as wetting layer 218 include, but are not limited to: Wetting layer 218 comprising tin or a tin alloy.
  • Wetting layer 218 comprising silver or a silver alloy.
  • Wetting layer 218 comprising silver tungsten alloy with 3-4 atomic percent tungsten.
  • Wetting layer 218 comprising copper or a copper alloy.
  • Wetting layer 218 comprising cobalt tin alloy, cobalt copper alloy, cobalt silver alloy, cobalt copper tin alloy, cobalt copper silver alloy, cobalt silver tin alloy, or cobalt copper silver tin alloy.
  • Wetting layer 218 comprising nickel copper alloy, nickel silver alloy, nickel copper silver alloy, nickel copper tin alloy, nickel silver tin alloy, or nickel copper silver tin alloy.
  • Wetting layer 218 comprising iron tin alloy, iron copper alloy, iron silver alloy, iron copper tin alloy, iron copper silver alloy, iron silver tin alloy, or iron copper silver tin alloy.
  • Wetting layer 218 comprising a thickness of nickel alloy having a first composition and a thickness of nickel alloy having a second composition.
  • Wetting layer 218 comprising a thickness of cobalt alloy having a first composition and a thickness of cobalt alloy having a second composition.
  • Wetting layer 218 comprising a thickness of iron alloy having a first composition and a thickness of iron alloy having a second composition.
  • Wetting layer 218 further comprising boron and/or phosphorus.
  • Another embodiment of the present invention includes an electronic device comprising a metallization stack.
  • the metallization stack comprises a barrier metal deposited electrolessly and a substantially gold-free wetting layer deposited electrolessly on the barrier metal.
  • the barrier metal electrically contacts the wetting layer, and the wetting layer is wettable by solder.
  • the barrier metal has a thickness of 0.2 micrometer to 1 micrometer and all values and ranges subsumed therein.
  • the barrier metal comprises at least one of the elements nickel and cobalt.
  • the wetting layer comprises: tin or a tin alloy; silver or a silver alloy; silver tungsten alloy with 3-4 atomic percent tungsten; copper or a copper alloy; cobalt tin alloy; cobalt tin alloy including boron and/or phosphorus; nickel tin alloy; nickel tin alloy including boron and/or phosphorus; a thickness of nickel tin alloy having a first composition and a thickness of nickel tin alloy having a second composition; or a thickness of cobalt tin alloy having a first composition and a thickness of cobalt tin alloy having a second composition.
  • the electronic device further comprises one or more electrical contact pads that are at least partially covered by the barrier metal and/or one or more through-substrate via conductors that are at least partially covered by the barrier metal.
  • the embodiment also comprises solder contacting the wetting layer.
  • Electronic device 300 comprises a substrate 302 having a through-substrate via 310 .
  • Electronic device 300 further comprises a through-substrate electrical conductor comprising an electrolessly deposited barrier metal 314 to substantially cover the walls of through substrate via 310 and a substantially gold-free wetting layer 318 on barrier metal 314 .
  • substantially gold-free wetting layer 318 is deposited on barrier metal 314 electrolessly.
  • Wetting layer 318 is wettable by solder.
  • Electronic device 300 further includes solder 322 contacting wetting layer 318 to substantially fill the core enclosed by wetting layer 318 .
  • FIG. 4 shows electronic device 300 comprising a barrier metal 326 that optionally may have properties similar to barrier metal 314 or may be a dissimilar material. Also, FIG. 4 shows electronic device 300 comprising a wetting layer 330 that optionally may have properties similar to wetting layer 318 or may be a dissimilar material.
  • substrate 302 may comprise a completed or partially completed integrated circuit device.
  • substrate 302 may be a semiconductor such as silicon or it may be another material suitable for the fabrication of electronic devices.
  • One or more embodiments of the present invention comprise having the walls defining through-substrate via 310 at least partially covered by barrier metal 314 .
  • barrier metal 314 comprising at least one of the elements nickel and cobalt.
  • electronic device 300 has a thickness of barrier metal 314 that is about 0.2 micrometer to 1 micrometer and all values and ranges subsumed therein.
  • barrier metal 314 comprises at least one of the elements nickel and cobalt and the thickness of the barrier metal 314 is about 0.2 micrometer to 1 micrometer and all values and ranges subsumed therein.
  • Additional embodiments of the present invention may have wetting layer 318 comprising one or more of a variety of materials systems.
  • materials systems suitable for use as wetting layer 318 include, but are not limited to: Wetting layer 318 comprising tin or a tin alloy.
  • Wetting layer 318 comprising silver or a silver alloy.
  • Wetting layer 318 comprising silver tungsten alloy with 3-4 atomic percent tungsten.
  • Wetting layer 318 comprising copper or a copper alloy.
  • Wetting layer 318 comprising cobalt tin alloy, cobalt copper alloy, cobalt silver alloy, cobalt copper tin alloy, cobalt copper silver alloy, cobalt silver tin alloy, or cobalt copper silver tin alloy.
  • Wetting layer 318 comprising nickel copper alloy, nickel silver alloy, nickel copper silver alloy, nickel copper tin alloy, nickel silver tin alloy, or nickel copper silver tin alloy.
  • Wetting layer 318 comprising iron tin alloy, iron copper alloy, iron silver alloy, iron copper tin alloy, iron copper silver alloy, iron silver tin alloy, or iron copper silver tin alloy.
  • Wetting layer 318 comprising a thickness of nickel alloy having a first composition and a thickness of nickel alloy having a second composition.
  • Wetting layer 318 comprising a thickness of cobalt alloy having a first composition and a thickness of cobalt alloy having a second composition.
  • Wetting layer 318 comprising a thickness of iron alloy having a first composition and a thickness of iron alloy having a second composition.
  • Wetting layer 318 further comprising boron and/or phosphorus.
  • the terms “comprises,” “comprising,” “includes,” “including,” “has,” “having,” “at least one of,” or any other variation thereof, are intended to cover a non-exclusive inclusion.
  • a process, method, article, or apparatus that comprises a list of elements is not necessarily limited only to those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus.
  • “or” refers to an inclusive or and not to an exclusive or. For example, a condition A or B is satisfied by any one of the following: A is true (or present) and B is false (or not present), A is false (or not present) and B is true (or present), and both A and B are true (or present).

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemically Coating (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

A method of making an electronic device which in one embodiment comprises providing a substrate, electrolessly depositing a barrier metal at least on portions of the substrate, and using wet chemistry such as electroless deposition to deposit a substantially gold-free wetting layer having solder wettability onto the barrier metal. An electronic device which in one embodiment comprises a metallization stack. The metallization stack comprises a barrier metal deposited electrolessly and a substantially gold-free wetting layer deposited on the barrier metal, and the wetting layer is wettable by solder.

Description

    BACKGROUND
  • One or more embodiments of this invention pertain to fabrication of electronic devices such as integrated circuits; more specifically, one or more embodiments of this invention relate to materials and metallization layers for structures that include solder contacts.
  • Solder contacts for electrical connections have been in use in electronic devices for a long time. Numerous established processes exist and are in use for fabricating such devices. Many of these processes have provided satisfactory results and few, if any, major improvements have been made to many of these established processes.
  • The present inventors have made one or more discoveries that may be pertinent to solder contact technology such as that for electronic devices. The one or more discoveries may have the potential to provide one or more methods, materials, and/or electronic devices that involve or use solder contact technology.
    • SUMMARY
  • One or more aspects of this invention pertain to fabrication of electronic devices. One aspect of the present invention is a method of making an electronic device. According to one embodiment, the method comprises providing a substrate, electrolessly depositing a barrier metal at least on portions of the substrate; and using wet chemistry such as electroless deposition to deposit a substantially gold-free wetting layer having solder wettability onto the barrier metal.
  • Another aspect of the present invention is an electronic device. According to one embodiment, the electronic device comprises a metallization stack. The metallization stack comprises a barrier metal deposited electrolessly and a substantially gold-free wetting layer deposited on the barrier metal, and the wetting layer is wettable by solder.
  • It is to be understood that the invention is not limited in its application to the details of construction and to the arrangements of the components set forth in the following description. The invention is capable of other embodiments and of being practiced and carried out in various ways. In addition, it is to be understood that the phraseology and terminology employed herein are for the purpose of description and should not be regarded as limiting.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a process flow diagram of an embodiment of the present invention.
  • FIG. 2 is a diagram of an embodiment of the present invention.
  • FIG. 3 is a diagram of an embodiment of the present invention.
  • FIG. 4 is a diagram of an embodiment of the present invention.
    •
  • Skilled artisans appreciate that elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help to improve understanding embodiments of the present invention.
    • DESCRIPTION
  • For the following defined terms, these definitions shall be applied, unless a different definition is given in the claims or elsewhere in this specification. All numeric values are herein defined as being modified by the term “about,” whether or not explicitly indicated. The term “about” generally refers to a range of numbers that a person of ordinary skill in the art would consider equivalent to the stated value to produce substantially the same properties, function, result, etc. A numerical range indicated by a low value and a high value is defined to include all numbers subsumed within the numerical range and all subranges subsumed within the numerical range. As an example, the range 10 to 15 includes, but is not limited to, 10, 10.1, 10.47, 11, 11.75 to 12.2, 12.5, 13 to 13.8, 14, 14.025, and 15.
  • One or more embodiments of the present invention pertain to methods, devices, materials, and/or metallization layers for structures that include solder. More specifically, the present invention is directed toward materials and metallization layers for electronic devices that comprise solder.
  • Embodiments of the present invention will be discussed below primarily in the context of processing semiconductor wafers such as silicon wafers used for fabricating electronic devices. The electronic devices include copper and/or another electrical conductor. The electronic devices have one or more electrical connections that include solder. However, it is to be understood that embodiments in accordance with the present invention may be used for other types of semiconductor devices and wafers other than semiconductor wafers.
  • Reference is now made to FIG. 1 where there is shown a process flow diagram 40 according to an embodiment of the present invention. Process flow diagram 40 includes providing a substrate 50. Optionally, the substrate may be a substrate such as a semiconductor wafer such as a silicon wafer or a substrate of another material suitable for fabricating electronic devices. Process flow diagram 40 comprises electrolessly depositing (ELD) a barrier metal 60 at least over portions of the substrate. Process flow diagram 40 also comprises wet chemical deposit such as electrolessly depositing a wetting layer 70. The wetting layer is a substantially gold-free wetting layer having solder wettability. The wetting layer is deposited on the barrier metal. Optionally, a process flow diagram for an embodiment of the present invention may include process flow diagram 40 further comprising forming solder contacts with the wetting layer.
  • In process flow diagram 40, the providing a substrate 50 may be accomplished using a variety of substrates. In other words, a variety of substrates may be used in process flow diagram 40 for additional embodiments of the present invention. As an option for process flow diagram 40, the providing a substrate 50 comprises providing a substrate comprising one or more electrical contact pads, and the electrolessly depositing a barrier metal 60 comprises electrolessly depositing the barrier metal onto the one or more electrical contact pads.
  • As another option for process flow diagram 40, the providing a substrate 50 comprises providing a substrate comprising one or more through substrate via conductors, and the electrolessly depositing a barrier metal 60 comprises electrolessly depositing the barrier metal onto the one or more through substrate via conductors.
  • As still another option for process flow diagram 40, the providing a substrate 50 comprises providing a substrate comprising one or more vias, and the electrolessly depositing a barrier metal 60 comprises electrolessly depositing the barrier metal onto the walls of the one or more vias.
  • Examples of suitable barrier metals for use in process flow diagram 40 include, but are not limited to, electrolessly deposited nickel, electrolessly deposited nickel alloy, electrolessly deposited cobalt, and electrolessly deposited cobalt alloy. According to one or more embodiments of the present invention, process flow diagram 40 comprises depositing the barrier metal to a thickness of 0.2 micrometer to 1 micrometer and all values and ranges subsumed therein.
  • For some embodiments of the present invention, the barrier metal is electrolessly deposited without using palladium or other precious metals to act as activation metals to initiate the deposition process. Instead of using palladium or other precious metals for surface activation, one or more embodiments of the present invention use electroless deposition baths that comprise reducing agents such as borane for the electroless deposition process. The use of borane as at least one of the reducing agents in an electroless deposition bath, according to one or more embodiments of the present invention may avoid the formation of black pads that are typically associated with nickel phosphorus barrier layers with gold wetting layers.
  • Process flow diagram 40 can be modified for a variety of embodiments of the present invention that comprise using one or more options for electrolessly depositing wetting layer 70. Options for process flow diagram 40 for electrolessly depositing the wetting layer 70 include, but are not limited to: Electrolessly depositing a substantially gold-free wetting layer that comprises electrolessly depositing tin or a tin alloy. Electrolessly depositing a substantially gold-free wetting layer that comprises electrolessly depositing silver or a silver alloy. Electrolessly depositing a substantially gold-free wetting layer that comprises electrolessly depositing silver tungsten alloy with 3-4 atomic percent tungsten. Electrolessly depositing a substantially gold-free wetting layer that comprises electrolessly depositing cobalt tin alloy, cobalt copper alloy, cobalt silver alloy, cobalt copper tin alloy, cobalt copper silver alloy, cobalt silver tin alloy, or cobalt copper silver tin alloy. Electrolessly depositing a substantially gold-free wetting layer that comprises electrolessly depositing nickel copper alloy, nickel silver alloy, nickel copper silver alloy, nickel copper tin alloy, nickel silver tin alloy, or nickel copper silver tin alloy. Electrolessly depositing a substantially gold-free wetting layer that comprises electrolessly depositing iron tin alloy, iron copper alloy, iron silver alloy, iron copper tin alloy, iron copper silver alloy, iron silver tin alloy, or iron copper silver tin alloy. Electrolessly depositing a substantially gold-free wetting layer that comprises electrolessly depositing a thickness of nickel alloy having a first composition and a thickness of nickel alloy having a second composition. Electrolessly depositing a substantially gold-free wetting layer that comprises electrolessly depositing a thickness of cobalt alloy having a first composition and a thickness of cobalt alloy having a second composition. Electrolessly depositing a substantially gold-free wetting layer that comprises electrolessly depositing a thickness of iron alloy having a first composition and a thickness of iron alloy having a second composition. Optionally, one or more embodiments of the present invention may further comprise incorporating boron and/or phosphorus in the substantially gold-free wetting layer. For some embodiments of the present invention, one or more of the options for electrolessly depositing a wetting layer 70 may be combined.
  • For some embodiments of the present invention, process flow diagram 40 may further comprise using one or more corrosion prevention procedures on the surface of the wetting layer to keep the surface suitable for making solder contact. Examples of corrosion prevention procedures that may be suitable for embodiments of the present invention include, but are not limited to, depositing a corrosion protective film on the wetting layer; forming an organic solderabily preservative layer; rinsing the wetting layer with a solution containing a corrosion inhibitor; and adjusting the composition of the surface of the wetting layer so that it is less susceptible to corrosion.
  • As indicated above, one or more embodiments of the present invention comprise using wetting layers in which the composition of the wetting layer is not constant through the thickness of the wetting layer. For embodiments of the present invention that comprise electrolessly depositing a thickness of nickel alloy having a first composition and a thickness of nickel alloy having a second composition, the composition change can be accomplished by changing one or more deposition conditions such as the temperature for the deposition process, and such as the composition of the plating formulation. Embodiments of the present invention that comprise electrolessly depositing a thickness of cobalt alloy having a first composition and a thickness of cobalt alloy having a second composition can also use changes in one or more deposition conditions to accomplish the changes in composition of the wetting layer. Embodiments of the present invention that comprise electrolessly depositing a thickness of iron alloy having a first composition and a thickness of iron alloy having a second composition can also use changes in one or more deposition conditions to accomplish the changes in composition of the wetting layer.
  • One or more embodiments of the present invention include methods according to process flow diagram 40 wherein the electrolessly depositing a barrier metal at least over portions of the substrate 60 and the electrolessly depositing a substantially gold-free wetting layer 70 having solder wettability are accomplished using an electroless deposition bath composition at a temperature T1 to deposit the barrier metal and using the electroless deposition bath composition at another temperature T2 to deposit the wetting layer wherein T1 does not equal T2. In other words, T1 and T2 are sufficiently different to cause electroless deposition of materials having different compositions from the same electroless deposition bath composition. Alternatively, the electrolessly depositing a barrier metal at least over portions of the substrate 60 and the electrolessly depositing a substantially gold-free wetting layer 70 having solder wettability are accomplished using an electroless deposition bath composition over a range of temperatures TR1 to deposit the barrier metal and using the electroless deposition bath composition over another range of temperatures TR2 to deposit the wetting layer wherein TR1 and TR2 are dissimilar. In other words, TR1 and TR2 are sufficiently different to cause electroless deposition of materials having different compositions from the same electroless deposition bath composition. For one or more embodiments, the thickness composition profile of the barrier metal may vary as a result of the temperature variation in TR1 and/or the thickness composition profile of the wetting layer may vary as a result of the temperature variation in TR2.
  • Another embodiment of the present invention includes a method of making an electronic device. The method comprises providing a substrate 50 that comprises providing a substrate that comprises one or more electrical contact pads and/or one or more through-substrate via conductors. The method also comprises electrolessly depositing a barrier metal 60 that comprises electrolessly depositing a barrier metal that comprises at least one of the elements nickel and cobalt. The barrier layer has a thickness of 0.2 micrometer to 1 micrometer and all values and ranges subsumed therein at least over portions of the one or more electrical contact pads and/or the one or more through-substrate via conductors. For electrolessly depositing a wetting layer 70, the method comprises electrolessly depositing at least one of: tin or a tin alloy; silver tungsten alloy with 3-4 atomic percent tungsten; copper or a copper alloy; cobalt tin alloy; cobalt copper alloy; cobalt silver alloy; cobalt copper tin alloy; cobalt copper silver alloy; cobalt silver tin alloy; cobalt copper silver tin alloy; nickel copper alloy; nickel silver alloy; nickel copper silver alloy; nickel copper tin alloy; nickel silver tin alloy; nickel copper silver tin alloy; iron tin alloy; iron copper alloy; iron silver alloy; iron copper tin alloy; iron copper silver alloy; iron silver tin alloy; iron copper silver tin alloy; a thickness of nickel alloy having a first composition and a thickness of nickel alloy having a second composition; a thickness of cobalt alloy having a first composition and a thickness of cobalt alloy having a second composition; and a thickness of iron alloy having a first composition and a thickness of iron alloy having a second composition to contact the barrier metal so as to form a substantially gold-free wetting layer having solder wettability. Optionally, the method may further comprise incorporating boron and/or phosphorus in the substantially gold-free wetting layer. The method also comprises forming a solder contact to the substantially gold-free wetting layer.
  • Reference is now made to FIG. 2 where there is shown a cross-section side view of a part of an electronic device 100 according to one embodiment of the present invention. Electronic device 100 comprises a substrate 102 having a base 106, contact pad 110 supported on base 106, and a passivation layer 112 over base 106. Electronic device 100 further comprises a metallization stack comprising an electrolessly deposited barrier metal 114 on electrical contact pad 110 and an electrolessly deposited substantially gold-free wetting layer 118 on barrier metal 114. Wetting layer 118 is wettable by solder. Electronic device 100 further includes solder 122 contacting wetting layer 118. FIG. 2 shows solder 122 as a solder ball that may be used for making another electrical contact. FIG. 2 also shows electronic device 100 having optional passivation layer 124.
  • For some embodiments of electronic device 100, substrate 102 may comprise a completed or partially completed integrated circuit device. Optionally base 106 may be a semiconductor such as silicon or it may be another material suitable for the fabrication of electronic devices. Optionally, contact pad 110 may comprise a contact pad such as a final metal contact pad for electronic devices such as an aluminum contact pad and such as a copper contact pad. One or more embodiments of the present invention comprise having electrical contact pad 110 at least partially covered by barrier metal 114.
  • One or more embodiments of the present invention include barrier metal 114 comprising at least one of the elements nickel and cobalt. According to one embodiment of the present invention, electronic device 100 has a thickness of barrier metal 114 that is about 0.2 micrometer to 1 micrometer and all values and ranges subsumed therein. For one or more embodiments of the present invention, barrier metal 114 comprises at least one of the elements nickel and cobalt and a thickness of the barrier metal 114 is about 0.2 micrometer to 1 micrometer and all values and ranges subsumed therein.
  • Additional embodiments of the present invention may have wetting layer 118 comprising one or more of a variety of materials systems. Examples of materials systems suitable for use as wetting layer 118 include, but are not limited to: Wetting layer 118 comprising tin or a tin alloy. Wetting layer 118 comprising silver or a silver alloy. Wetting layer 118 comprising silver tungsten alloy with 3-4 atomic percent tungsten. Wetting layer 118 comprising copper or a copper alloy. Wetting layer 118 comprising cobalt tin alloy, cobalt copper alloy, cobalt silver alloy, cobalt copper tin alloy, cobalt copper silver alloy, cobalt silver tin alloy, or cobalt copper silver tin alloy. Wetting layer 118 comprising nickel copper alloy, nickel silver alloy, nickel copper silver alloy, nickel copper tin alloy, nickel silver tin alloy, or nickel copper silver tin alloy. Wetting layer 118 comprising iron tin alloy, iron copper alloy, iron silver alloy, iron copper tin alloy, iron copper silver alloy, iron silver tin alloy, or iron copper silver tin alloy. Wetting layer 118 comprising a thickness of nickel alloy having a first composition and a thickness of nickel alloy having a second composition. Wetting layer 118 comprising a thickness of cobalt alloy having a first composition and a thickness of cobalt alloy having a second composition. Wetting layer 118 comprising a thickness of iron alloy having a first composition and a thickness of iron alloy having a second composition. Wetting layer 118 further comprising boron and/or phosphorus.
  • Reference is now made to FIG. 3 where there is shown a cross-section side view of a part of an electronic device 200 according to one embodiment of the present invention. Electronic device 200 comprises a substrate 202 having a through-substrate via 210, and a through-substrate via electrical conductor 212. Electronic device 200 also includes a passivation layer 224 over substrate 202. Electronic device 200 further comprises a metallization stack comprising an electrolessly deposited barrier metal 214 on electrical conductor 212 and a substantially gold-free wetting layer 218 on barrier metal 214. As an option, substantially gold-free wetting layer 218 is deposited on barrier metal 214 electrolessly. Wetting layer 218 is wettable by solder. Electronic device 200 further includes solder 222 contacting wetting layer 218.
  • For some embodiments of electronic device 200, substrate 202 may comprise a completed or partially completed integrated circuit device. Optionally, substrate 202 may be a semiconductor such as silicon or it may be another material suitable for the fabrication of electronic devices. Optionally, through-substrate via electrical conductor 212 may comprise an electrical conductor such as, but not limited to, aluminum, copper, polysilicon, solder, and tungsten. One or more embodiments of the present invention comprise having through-substrate via electrical conductor 212 at least partially covered by barrier metal 214.
  • One or more embodiments of the present invention include barrier metal 214 comprising at least one of the elements nickel and cobalt. According to one embodiment of the present invention, electronic device 200 has a thickness of barrier metal 214 that is about 0.2 micrometer to 1 micrometer and all values and ranges subsumed therein. For one or more embodiments of the present invention barrier metal 214 comprises at least one of the elements nickel and cobalt and a thickness of the barrier metal 214 is about 0.2 micrometer to 1 micrometer and all values and ranges subsumed therein.
  • Additional embodiments of the present invention may have wetting layer 218 comprising one or more of a variety of materials systems. Examples of materials systems suitable for use as wetting layer 218 include, but are not limited to: Wetting layer 218 comprising tin or a tin alloy. Wetting layer 218 comprising silver or a silver alloy. Wetting layer 218 comprising silver tungsten alloy with 3-4 atomic percent tungsten. Wetting layer 218 comprising copper or a copper alloy. Wetting layer 218 comprising cobalt tin alloy, cobalt copper alloy, cobalt silver alloy, cobalt copper tin alloy, cobalt copper silver alloy, cobalt silver tin alloy, or cobalt copper silver tin alloy. Wetting layer 218 comprising nickel copper alloy, nickel silver alloy, nickel copper silver alloy, nickel copper tin alloy, nickel silver tin alloy, or nickel copper silver tin alloy. Wetting layer 218 comprising iron tin alloy, iron copper alloy, iron silver alloy, iron copper tin alloy, iron copper silver alloy, iron silver tin alloy, or iron copper silver tin alloy. Wetting layer 218 comprising a thickness of nickel alloy having a first composition and a thickness of nickel alloy having a second composition. Wetting layer 218 comprising a thickness of cobalt alloy having a first composition and a thickness of cobalt alloy having a second composition. Wetting layer 218 comprising a thickness of iron alloy having a first composition and a thickness of iron alloy having a second composition. Wetting layer 218 further comprising boron and/or phosphorus.
  • Another embodiment of the present invention includes an electronic device comprising a metallization stack. The metallization stack comprises a barrier metal deposited electrolessly and a substantially gold-free wetting layer deposited electrolessly on the barrier metal. The barrier metal electrically contacts the wetting layer, and the wetting layer is wettable by solder. The barrier metal has a thickness of 0.2 micrometer to 1 micrometer and all values and ranges subsumed therein. The barrier metal comprises at least one of the elements nickel and cobalt. The wetting layer comprises: tin or a tin alloy; silver or a silver alloy; silver tungsten alloy with 3-4 atomic percent tungsten; copper or a copper alloy; cobalt tin alloy; cobalt tin alloy including boron and/or phosphorus; nickel tin alloy; nickel tin alloy including boron and/or phosphorus; a thickness of nickel tin alloy having a first composition and a thickness of nickel tin alloy having a second composition; or a thickness of cobalt tin alloy having a first composition and a thickness of cobalt tin alloy having a second composition. The electronic device further comprises one or more electrical contact pads that are at least partially covered by the barrier metal and/or one or more through-substrate via conductors that are at least partially covered by the barrier metal. The embodiment also comprises solder contacting the wetting layer.
  • Reference is now made to FIG. 4 where there is shown a cross-section side view of a part of an electronic device 300 according to one embodiment of the present invention. Electronic device 300 comprises a substrate 302 having a through-substrate via 310. Electronic device 300 further comprises a through-substrate electrical conductor comprising an electrolessly deposited barrier metal 314 to substantially cover the walls of through substrate via 310 and a substantially gold-free wetting layer 318 on barrier metal 314. As an option, substantially gold-free wetting layer 318 is deposited on barrier metal 314 electrolessly. Wetting layer 318 is wettable by solder. Electronic device 300 further includes solder 322 contacting wetting layer 318 to substantially fill the core enclosed by wetting layer 318. FIG. 4 shows electronic device 300 comprising a barrier metal 326 that optionally may have properties similar to barrier metal 314 or may be a dissimilar material. Also, FIG. 4 shows electronic device 300 comprising a wetting layer 330 that optionally may have properties similar to wetting layer 318 or may be a dissimilar material.
  • For some embodiments of electronic device 300, substrate 302 may comprise a completed or partially completed integrated circuit device. Optionally substrate 302 may be a semiconductor such as silicon or it may be another material suitable for the fabrication of electronic devices. One or more embodiments of the present invention comprise having the walls defining through-substrate via 310 at least partially covered by barrier metal 314.
  • One or more embodiments of the present invention include barrier metal 314 comprising at least one of the elements nickel and cobalt. According to one embodiment of the present invention, electronic device 300 has a thickness of barrier metal 314 that is about 0.2 micrometer to 1 micrometer and all values and ranges subsumed therein. For one or more embodiments of the present invention barrier metal 314 comprises at least one of the elements nickel and cobalt and the thickness of the barrier metal 314 is about 0.2 micrometer to 1 micrometer and all values and ranges subsumed therein.
  • Additional embodiments of the present invention may have wetting layer 318 comprising one or more of a variety of materials systems. Examples of materials systems suitable for use as wetting layer 318 include, but are not limited to: Wetting layer 318 comprising tin or a tin alloy. Wetting layer 318 comprising silver or a silver alloy. Wetting layer 318 comprising silver tungsten alloy with 3-4 atomic percent tungsten. Wetting layer 318 comprising copper or a copper alloy. Wetting layer 318 comprising cobalt tin alloy, cobalt copper alloy, cobalt silver alloy, cobalt copper tin alloy, cobalt copper silver alloy, cobalt silver tin alloy, or cobalt copper silver tin alloy. Wetting layer 318 comprising nickel copper alloy, nickel silver alloy, nickel copper silver alloy, nickel copper tin alloy, nickel silver tin alloy, or nickel copper silver tin alloy. Wetting layer 318 comprising iron tin alloy, iron copper alloy, iron silver alloy, iron copper tin alloy, iron copper silver alloy, iron silver tin alloy, or iron copper silver tin alloy. Wetting layer 318 comprising a thickness of nickel alloy having a first composition and a thickness of nickel alloy having a second composition. Wetting layer 318 comprising a thickness of cobalt alloy having a first composition and a thickness of cobalt alloy having a second composition. Wetting layer 318 comprising a thickness of iron alloy having a first composition and a thickness of iron alloy having a second composition. Wetting layer 318 further comprising boron and/or phosphorus.
  • In the foregoing specification, the invention has been described with reference to specific embodiments. However, one of ordinary skill in the art appreciates that various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. Accordingly, the specification is to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of the present invention.
  • Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature or element of any or all the claims.
  • As used herein, the terms “comprises,” “comprising,” “includes,” “including,” “has,” “having,” “at least one of,” or any other variation thereof, are intended to cover a non-exclusive inclusion. For example, a process, method, article, or apparatus that comprises a list of elements is not necessarily limited only to those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Further, unless expressly stated to the contrary, “or” refers to an inclusive or and not to an exclusive or. For example, a condition A or B is satisfied by any one of the following: A is true (or present) and B is false (or not present), A is false (or not present) and B is true (or present), and both A and B are true (or present).

Claims (37)

1. A method of making an electronic device, the method comprising:
providing a substrate;
electrolessly depositing a barrier metal at least over portions of the substrate; and
electrolessly depositing a substantially gold-free wetting layer having solder wettability onto the barrier metal.
2. The method of claim 1, wherein the electrolessly depositing a substantially gold-free wetting layer is accomplished using an electroless deposition formulation comprising borane.
3. The method of claim 1, wherein the providing a substrate comprises providing a substrate comprising one or more electrical contact pads and wherein the electrolessly depositing a barrier metal at least over portions of the substrate comprises depositing the barrier metal onto the one or more electrical contact pads.
4. The method of claim 1, wherein the providing a substrate comprises providing a substrate comprising one or more through-substrate via conductors and wherein the electrolessly depositing the barrier metal at least over portions of the substrate comprises depositing the barrier metal onto the one or more through-substrate via conductors.
5. The method of claim 1, wherein the providing a substrate comprises providing a substrate having one or more vias and wherein the electrolessly depositing the barrier metal at least over portions of the substrate comprises depositing the barrier metal onto the walls of the one or more vias.
6. The method of claim 1, wherein the electrolessly depositing a barrier metal at least over portions of the substrate comprises depositing a barrier metal that comprises cobalt.
7. The method of claim 1, wherein the electrolessly depositing a barrier metal at least over portions of the substrate comprises depositing the barrier metal to a thickness of 0.2 micrometer to 1 micrometer and all values and ranges subsumed therein.
8. The method of claim 1, wherein the electrolessly depositing a substantially gold-free wetting layer comprises electrolessly depositing tin.
9. The method of claim 1, wherein the electrolessly depositing a substantially gold-free wetting layer comprises electrolessly depositing silver or a silver alloy.
10. The method of claim 1, wherein the electrolessly depositing a substantially gold-free wetting layer comprises electrolessly depositing silver tungsten alloy with 3-4 atomic percent tungsten.
11. The method of claim 1, wherein the electrolessly depositing a substantially gold-free wetting layer comprises electrolessly depositing cobalt tin alloy, cobalt copper alloy, cobalt silver alloy, cobalt copper tin alloy, cobalt copper silver alloy, cobalt silver tin alloy, or cobalt copper silver tin alloy.
12. The method of claim 11, further comprising incorporating boron and/or phosphorus in the substantially gold-free wetting layer.
13. The method of claim 1, wherein the electrolessly depositing a substantially gold-free wetting layer comprises electrolessly depositing nickel copper alloy, nickel silver alloy, nickel copper silver alloy, nickel copper tin alloy, nickel silver tin alloy, or nickel copper silver tin alloy.
14. The method of claim 13, further comprising incorporating boron and/or phosphorus in the substantially gold-free wetting layer.
15. The method of claim 1, wherein the electrolessly depositing a substantially gold-free wetting layer comprises electrolessly depositing iron tin alloy, iron copper alloy, iron silver alloy, iron copper tin alloy, iron copper silver alloy, iron silver tin alloy, or iron copper silver tin alloy.
16. The method of claim 15, further comprising incorporating boron and/or phosphorus in the substantially gold-free wetting layer.
17. The method of claim 1, wherein the electrolessly depositing a substantially gold-free wetting layer comprises electrolessly depositing a thickness of nickel alloy having a first composition and a thickness of nickel alloy having a second composition.
18. The method of claim 1, wherein the electrolessly depositing a substantially gold-free wetting layer comprises electrolessly depositing a thickness of cobalt tin alloy having a first composition and a thickness of cobalt tin alloy having a second composition.
19. The method of claim 1, wherein the electrolessly depositing a barrier metal at least over portions of the substrate; and the electrolessly depositing a substantially gold-free wetting layer having solder wettability are accomplished using an electroless deposition bath composition in a temperature range to deposit the barrier metal and using the electroless deposition bath composition in another temperature range to deposit the wetting layer.
20. A method of making an electronic device, the method comprising:
providing a substrate comprising one or more electrical contact pads and/or one or more through-substrate via conductors;
electrolessly depositing a barrier metal comprising at least one of the elements nickel and cobalt to a thickness of 0.2 micrometer to 1 micrometer and all values and ranges subsumed therein at least over portions of the one or more electrical contact pads and/or the one or more through-substrate via conductors;
electrolessly depositing at least one of:
1. tin or a tin alloy;
2. silver tungsten alloy with 3-4 atomic percent tungsten;
3. cobalt tin alloy, cobalt copper alloy, cobalt silver alloy, cobalt copper tin alloy, cobalt copper silver alloy, cobalt silver tin alloy, or cobalt copper silver tin alloy;
4. nickel copper alloy, nickel silver alloy, nickel copper silver alloy, nickel copper tin alloy, nickel silver tin alloy, or nickel copper silver tin alloy;
5. iron tin alloy, iron copper alloy, iron silver alloy, iron copper tin alloy, iron copper silver alloy, iron silver tin alloy, or iron copper silver tin alloy;
6. a thickness of nickel alloy having a first composition and a thickness of nickel alloy having a second composition;
7. a thickness of cobalt alloy having a first composition and a thickness of cobalt alloy having a second composition; and
8. a thickness of iron alloy having a first composition and a thickness of iron alloy having a second composition;
to contact the barrier metal so as to form a substantially gold-free wetting layer having solder wettability; and
forming a solder contact to the substantially gold-free wetting layer.
21. An electronic device comprising a metallization stack, the metallization stack comprising a barrier metal deposited electrolessly and a substantially gold-free wetting layer deposited electrolessly, the barrier metal contacting the wetting layer, and the wetting layer being wettable by solder.
22. The electronic device of claim 21, further comprising electrical contact pads at least partially covered by the barrier metal.
23. The electronic device of claim 21, further comprising a through-substrate via conductor at least partially covered by the barrier metal.
24. The electronic device of claim 21, wherein the substrate has one or more through-substrate vias, the walls of the substrate forming the one or more vias are at least partially covered by the barrier metal and further comprising solder contacting the wetting layer to substantially fill the one or more vias.
25. The electronic device of claim 21, wherein the barrier metal has a thickness of 0.2 micrometer to 1 micrometer and all values and ranges subsumed therein.
26. The electronic device of claim 21, wherein the barrier metal comprises cobalt.
27. The electronic device of claim 21, wherein the wetting layer comprises tin or a tin alloy.
28. The electronic device of claim 21, wherein the wetting layer comprises silver tungsten alloy with 3-4 atomic percent tungsten.
29. The electronic device of claim 21, wherein the wetting layer comprises cobalt tin alloy, cobalt copper alloy, cobalt silver alloy, cobalt copper tin alloy, cobalt copper silver alloy, cobalt silver tin alloy, or cobalt copper silver tin alloy.
30. The electronic device of claim 29, wherein the wetting layer further comprises boron and/or phosphorus.
31. The electronic device of claim 21, wherein the wetting layer comprises nickel copper alloy, nickel silver alloy, nickel copper silver alloy, nickel copper tin alloy, nickel silver tin alloy, or nickel copper silver tin alloy.
32. The electronic device of claim 31, wherein the wetting layer further comprises boron and/or phosphorus.
33. The electronic device of claim 21, wherein the wetting layer comprises iron tin alloy, iron copper alloy, iron silver alloy, iron copper tin alloy, iron copper silver alloy, iron silver tin alloy, or iron copper silver tin alloy.
34. The electronic device of claim 33, wherein the wetting layer further comprises boron and/or phosphorus.
35. The electronic device of claim 21, wherein the wetting layer comprises a thickness of nickel tin alloy having a first composition and a thickness of nickel tin alloy having a second composition.
36. The electronic device of claim 21, wherein the wetting layer comprises a thickness of cobalt tin alloy having a first composition and a thickness of cobalt tin alloy having a second composition.
37. The electronic device of claim 21, wherein the barrier metal has a thickness of 0.2 micrometer to 1 micrometer and all values and ranges subsumed therein, the barrier metal comprises at least one of the elements nickel and cobalt;
wherein the wetting layer comprises:
1. tin or a tin alloy;
2. silver tungsten alloy with 3-4 atomic percent tungsten;
3. cobalt tin alloy, cobalt copper alloy, cobalt silver alloy, cobalt copper tin alloy, cobalt copper silver alloy, cobalt silver tin alloy, or cobalt copper silver tin alloy;
4. nickel copper alloy, nickel silver alloy, nickel copper silver alloy, nickel copper tin alloy, nickel silver tin alloy, or nickel copper silver tin alloy;
5. iron tin alloy, iron copper alloy, iron silver alloy, iron copper tin alloy, iron copper silver alloy, iron silver tin alloy, or iron copper silver tin alloy;
6. a thickness of nickel alloy having a first composition and a thickness of nickel alloy having a second composition;
7. a thickness of cobalt alloy having a first composition and a thickness of cobalt alloy having a second composition; or
8. a thickness of iron alloy having a first composition and a thickness of iron alloy having a second composition;
further comprising one or more electrical contact pads being at least partially covered by the barrier metal and/or one or more through-substrate via conductors being at least partially covered by the barrier metal; and solder contacting the wetting layer.
US12/832,034 2010-07-07 2010-07-07 Methods, devices, and materials for metallization Active 2031-08-16 US8518815B2 (en)

Priority Applications (9)

Application Number Priority Date Filing Date Title
US12/832,034 US8518815B2 (en) 2010-07-07 2010-07-07 Methods, devices, and materials for metallization
PCT/IB2011/052895 WO2012004710A2 (en) 2010-07-07 2011-06-30 Methods, devices, and materials for metallization
CN201180032025.4A CN102971840B (en) 2010-07-07 2011-06-30 For metallized method, device and material
JP2013517641A JP5868968B2 (en) 2010-07-07 2011-06-30 Method for manufacturing an electronic device
SG2012092243A SG186360A1 (en) 2010-07-07 2011-06-30 Methods, devices, and materials for metallization
KR1020187020773A KR20180085824A (en) 2010-07-07 2011-06-30 Methods, devices, and materials for metallization
KR1020137000395A KR101882034B1 (en) 2010-07-07 2011-06-30 Methods, devices, and materials for metallization
TW100124041A TWI554644B (en) 2010-07-07 2011-07-07 Methods, devices, and materials for metallization
US13/973,382 US9006893B2 (en) 2010-07-07 2013-08-22 Devices for metallization

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12/832,034 US8518815B2 (en) 2010-07-07 2010-07-07 Methods, devices, and materials for metallization

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13/973,382 Division US9006893B2 (en) 2010-07-07 2013-08-22 Devices for metallization

Publications (2)

Publication Number Publication Date
US20120007239A1 true US20120007239A1 (en) 2012-01-12
US8518815B2 US8518815B2 (en) 2013-08-27

Family

ID=45438008

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/832,034 Active 2031-08-16 US8518815B2 (en) 2010-07-07 2010-07-07 Methods, devices, and materials for metallization
US13/973,382 Active US9006893B2 (en) 2010-07-07 2013-08-22 Devices for metallization

Family Applications After (1)

Application Number Title Priority Date Filing Date
US13/973,382 Active US9006893B2 (en) 2010-07-07 2013-08-22 Devices for metallization

Country Status (7)

Country Link
US (2) US8518815B2 (en)
JP (1) JP5868968B2 (en)
KR (2) KR20180085824A (en)
CN (1) CN102971840B (en)
SG (1) SG186360A1 (en)
TW (1) TWI554644B (en)
WO (1) WO2012004710A2 (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150069613A1 (en) * 2013-09-12 2015-03-12 Kabushiki Kaisha Toshiba Semiconductor device and manufacturing method thereof
US20150380376A1 (en) * 2014-06-25 2015-12-31 Varughese Mathew Surface finish for wirebonding
US9519501B1 (en) 2012-09-30 2016-12-13 F5 Networks, Inc. Hardware assisted flow acceleration and L2 SMAC management in a heterogeneous distributed multi-tenant virtualized clustered system
US9554418B1 (en) 2013-02-28 2017-01-24 F5 Networks, Inc. Device for topology hiding of a visited network
US10375155B1 (en) 2013-02-19 2019-08-06 F5 Networks, Inc. System and method for achieving hardware acceleration for asymmetric flow connections
US10412198B1 (en) 2016-10-27 2019-09-10 F5 Networks, Inc. Methods for improved transmission control protocol (TCP) performance visibility and devices thereof
US11223689B1 (en) 2018-01-05 2022-01-11 F5 Networks, Inc. Methods for multipath transmission control protocol (MPTCP) based session migration and devices thereof
US20220336400A1 (en) * 2021-04-15 2022-10-20 Taiwan Semiconductor Manufacturing Company, Ltd. Connecting structure, package structure and manufacturing method thereof
US12003422B1 (en) 2018-09-28 2024-06-04 F5, Inc. Methods for switching network packets based on packet data and devices

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8518815B2 (en) 2010-07-07 2013-08-27 Lam Research Corporation Methods, devices, and materials for metallization
KR101897069B1 (en) * 2012-04-16 2018-09-12 엘지이노텍 주식회사 Manufacturing method of chip package member and manufacturing method of chip package
JP6527030B2 (en) * 2015-06-19 2019-06-05 東京エレクトロン株式会社 Plating method, plating part and plating system
CN108476611B (en) * 2016-01-08 2021-02-19 利罗特瑞公司 Printed circuit surface finish, method of use and assemblies made therefrom
TW202039026A (en) 2019-03-08 2020-11-01 美商美威高能離子醫療系統公司 Delivery of radiation by column and generating a treatment plan therefor
JP6771613B2 (en) * 2019-05-09 2020-10-21 東京エレクトロン株式会社 Plating method, plating parts, and plating system
JP2021101451A (en) * 2019-12-24 2021-07-08 株式会社荏原製作所 Substrate processing apparatus
CN112708854A (en) * 2020-12-19 2021-04-27 合肥开泰机电科技有限公司 Vacuum coating structure for large-area brazing

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050279812A1 (en) * 2001-01-15 2005-12-22 Nec Corporation Semiconductor device, manufacturing method and apparatus for the same
US20060043156A1 (en) * 2004-08-24 2006-03-02 Debelius Christopher A Dense intermetallic compound layer
US20090243098A1 (en) * 2008-03-25 2009-10-01 International Business Machines Corporation Underbump metallurgy for enhanced electromigration resistance

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04218919A (en) * 1990-04-17 1992-08-10 Seiko Epson Corp Electrode and its manufacture
US5736456A (en) 1996-03-07 1998-04-07 Micron Technology, Inc. Method of forming conductive bumps on die for flip chip applications
US5937320A (en) * 1998-04-08 1999-08-10 International Business Machines Corporation Barrier layers for electroplated SnPb eutectic solder joints
JP3968554B2 (en) * 2000-05-01 2007-08-29 セイコーエプソン株式会社 Bump forming method and semiconductor device manufacturing method
US6489229B1 (en) 2001-09-07 2002-12-03 Motorola, Inc. Method of forming a semiconductor device having conductive bumps without using gold
US7138293B2 (en) * 2002-10-04 2006-11-21 Dalsa Semiconductor Inc. Wafer level packaging technique for microdevices
US7276801B2 (en) * 2003-09-22 2007-10-02 Intel Corporation Designs and methods for conductive bumps
US7095116B1 (en) 2003-12-01 2006-08-22 National Semiconductor Corporation Aluminum-free under bump metallization structure
US6943106B1 (en) 2004-02-20 2005-09-13 Micron Technology, Inc. Methods of fabricating interconnects for semiconductor components including plating solder-wetting material and solder filling
JP2006086453A (en) * 2004-09-17 2006-03-30 Yamato Denki Kogyo Kk Method for surface treatment, and manufacturing method of electronic component
JP4822694B2 (en) * 2004-11-22 2011-11-24 京セラ株式会社 Semiconductor element and semiconductor element mounting substrate
US7432202B2 (en) * 2005-12-28 2008-10-07 Intel Corporation Method of substrate manufacture that decreases the package resistance
US7682961B2 (en) 2006-06-08 2010-03-23 International Business Machines Corporation Methods of forming solder connections and structure thereof
KR100790527B1 (en) * 2006-07-27 2008-01-02 주식회사 네패스 Wafer level package and fabrication method thereof
US7727876B2 (en) 2006-12-21 2010-06-01 Stats Chippac, Ltd. Semiconductor device and method of protecting passivation layer in a solder bump process
US8314500B2 (en) 2006-12-28 2012-11-20 Ultratech, Inc. Interconnections for flip-chip using lead-free solders and having improved reaction barrier layers
US7863189B2 (en) * 2007-01-05 2011-01-04 International Business Machines Corporation Methods for fabricating silicon carriers with conductive through-vias with low stress and low defect density
JP2008248269A (en) * 2007-03-29 2008-10-16 Hitachi Chem Co Ltd Copper surface treatment method, and wiring board using the method
US20090057909A1 (en) 2007-06-20 2009-03-05 Flipchip International, Llc Under bump metallization structure having a seed layer for electroless nickel deposition
TWI351729B (en) 2007-07-03 2011-11-01 Siliconware Precision Industries Co Ltd Semiconductor device and method for fabricating th
US7691747B2 (en) 2007-11-29 2010-04-06 STATS ChipPAC, Ltd Semiconductor device and method for forming passive circuit elements with through silicon vias to backside interconnect structures
US8288872B2 (en) 2008-08-05 2012-10-16 Taiwan Semiconductor Manufacturing Company, Ltd. Through silicon via layout
US8932906B2 (en) 2008-08-19 2015-01-13 Taiwan Semiconductor Manufacturing Company, Ltd. Through silicon via bonding structure
US8518815B2 (en) 2010-07-07 2013-08-27 Lam Research Corporation Methods, devices, and materials for metallization

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050279812A1 (en) * 2001-01-15 2005-12-22 Nec Corporation Semiconductor device, manufacturing method and apparatus for the same
US20060043156A1 (en) * 2004-08-24 2006-03-02 Debelius Christopher A Dense intermetallic compound layer
US20090243098A1 (en) * 2008-03-25 2009-10-01 International Business Machines Corporation Underbump metallurgy for enhanced electromigration resistance

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9519501B1 (en) 2012-09-30 2016-12-13 F5 Networks, Inc. Hardware assisted flow acceleration and L2 SMAC management in a heterogeneous distributed multi-tenant virtualized clustered system
US10375155B1 (en) 2013-02-19 2019-08-06 F5 Networks, Inc. System and method for achieving hardware acceleration for asymmetric flow connections
US9554418B1 (en) 2013-02-28 2017-01-24 F5 Networks, Inc. Device for topology hiding of a visited network
US20150069613A1 (en) * 2013-09-12 2015-03-12 Kabushiki Kaisha Toshiba Semiconductor device and manufacturing method thereof
US20150380376A1 (en) * 2014-06-25 2015-12-31 Varughese Mathew Surface finish for wirebonding
US10325876B2 (en) * 2014-06-25 2019-06-18 Nxp Usa, Inc. Surface finish for wirebonding
US10412198B1 (en) 2016-10-27 2019-09-10 F5 Networks, Inc. Methods for improved transmission control protocol (TCP) performance visibility and devices thereof
US11223689B1 (en) 2018-01-05 2022-01-11 F5 Networks, Inc. Methods for multipath transmission control protocol (MPTCP) based session migration and devices thereof
US12003422B1 (en) 2018-09-28 2024-06-04 F5, Inc. Methods for switching network packets based on packet data and devices
US20220336400A1 (en) * 2021-04-15 2022-10-20 Taiwan Semiconductor Manufacturing Company, Ltd. Connecting structure, package structure and manufacturing method thereof

Also Published As

Publication number Publication date
CN102971840B (en) 2016-11-09
KR20130113413A (en) 2013-10-15
TWI554644B (en) 2016-10-21
US9006893B2 (en) 2015-04-14
SG186360A1 (en) 2013-01-30
CN102971840A (en) 2013-03-13
WO2012004710A2 (en) 2012-01-12
WO2012004710A3 (en) 2012-05-18
TW201213609A (en) 2012-04-01
KR101882034B1 (en) 2018-07-25
JP2013530311A (en) 2013-07-25
KR20180085824A (en) 2018-07-27
US20140054776A1 (en) 2014-02-27
US8518815B2 (en) 2013-08-27
JP5868968B2 (en) 2016-02-24

Similar Documents

Publication Publication Date Title
US8518815B2 (en) Methods, devices, and materials for metallization
US9379008B2 (en) Metal PVD-free conducting structures
US7800240B2 (en) Under bump metallurgy structure and wafer structure using the same and method of manufacturing wafer structure
US9084378B2 (en) Under ball metallurgy (UBM) for improved electromigration
US20030216025A1 (en) Wafer level electroless copper metallization and bumping process, and plating solutions for semiconductor wafer and microchip
US9627335B2 (en) Method for processing a semiconductor workpiece and semiconductor workpiece
US10796918B2 (en) Integrated circuits with backside metalization and production method thereof
CN102034787A (en) Metal wiring structure comprising electroless nickel plating layer and method of fabricating the same
JP5248627B2 (en) Method for forming semiconductor micropad
US9382627B2 (en) Methods and materials for anchoring gapfill metals
US11424216B2 (en) Electronic device bonding structure and fabrication method thereof
KR102641047B1 (en) CONDUCTIVE BUMP, ELECTRONIC COMPONENT, AND ELECTROLESS Pt PLATING BATH
CN101159253A (en) Metallic layer structure under projection, crystal round structure and forming method of the same
US11424201B2 (en) Method of forming an aluminum oxide layer, metal surface with aluminum oxide layer, and electronic device
KR100720403B1 (en) method for processing surface of Cu line
Robl et al. Last metal copper metallization for power devices
US9331033B1 (en) Method for forming stacked metal contact in electrical communication with aluminum wiring in semiconductor wafer of integrated circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: LAM RESEARCH CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KOLICS, ARTUR, MR.;LEE, WILLIAM T., MR.;REDEKER, FRITZ, MR.;REEL/FRAME:024803/0182

Effective date: 20100722

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8