US20110253439A1 - Circuit substrate and manufacturing method thereof - Google Patents
Circuit substrate and manufacturing method thereof Download PDFInfo
- Publication number
- US20110253439A1 US20110253439A1 US12/818,398 US81839810A US2011253439A1 US 20110253439 A1 US20110253439 A1 US 20110253439A1 US 81839810 A US81839810 A US 81839810A US 2011253439 A1 US2011253439 A1 US 2011253439A1
- Authority
- US
- United States
- Prior art keywords
- layers
- metal
- insulating layers
- circuit substrate
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4682—Manufacture of core-less build-up multilayer circuits on a temporary carrier or on a metal foil
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K11/00—Resistance welding; Severing by resistance heating
- B23K11/10—Spot welding; Stitch welding
- B23K11/11—Spot welding
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B37/00—Methods or apparatus for laminating, e.g. by curing or by ultrasonic bonding
- B32B37/0076—Methods or apparatus for laminating, e.g. by curing or by ultrasonic bonding characterised in that the layers are not bonded on the totality of their surfaces
- B32B37/0084—Point bonding
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B37/00—Methods or apparatus for laminating, e.g. by curing or by ultrasonic bonding
- B32B37/02—Methods or apparatus for laminating, e.g. by curing or by ultrasonic bonding characterised by a sequence of laminating steps, e.g. by adding new layers at consecutive laminating stations
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B37/00—Methods or apparatus for laminating, e.g. by curing or by ultrasonic bonding
- B32B37/04—Methods or apparatus for laminating, e.g. by curing or by ultrasonic bonding characterised by the partial melting of at least one layer
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B38/00—Ancillary operations in connection with laminating processes
- B32B38/04—Punching, slitting or perforating
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B38/00—Ancillary operations in connection with laminating processes
- B32B38/10—Removing layers, or parts of layers, mechanically or chemically
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0097—Processing two or more printed circuits simultaneously, e.g. made from a common substrate, or temporarily stacked circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/421—Blind plated via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K2101/00—Articles made by soldering, welding or cutting
- B23K2101/36—Electric or electronic devices
- B23K2101/42—Printed circuits
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B38/00—Ancillary operations in connection with laminating processes
- B32B38/04—Punching, slitting or perforating
- B32B2038/047—Perforating
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2307/00—Properties of the layers or laminate
- B32B2307/20—Properties of the layers or laminate having particular electrical or magnetic properties, e.g. piezoelectric
- B32B2307/202—Conductive
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2307/00—Properties of the layers or laminate
- B32B2307/20—Properties of the layers or laminate having particular electrical or magnetic properties, e.g. piezoelectric
- B32B2307/206—Insulating
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2311/00—Metals, their alloys or their compounds
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2311/00—Metals, their alloys or their compounds
- B32B2311/12—Copper
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2457/00—Electrical equipment
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2457/00—Electrical equipment
- B32B2457/08—PCBs, i.e. printed circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09509—Blind vias, i.e. vias having one side closed
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09509—Blind vias, i.e. vias having one side closed
- H05K2201/09527—Inverse blind vias, i.e. bottoms outwards in multilayer PCB; Blind vias in centre of PCB having opposed bottoms
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09563—Metal filled via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/09918—Optically detected marks used for aligning tool relative to the PCB, e.g. for mounting of components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/15—Position of the PCB during processing
- H05K2203/1536—Temporarily stacked PCBs
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/15—Position of the PCB during processing
- H05K2203/1572—Processing both sides of a PCB by the same process; Providing a similar arrangement of components on both sides; Making interlayer connections from two sides
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0044—Mechanical working of the substrate, e.g. drilling or punching
- H05K3/0052—Depaneling, i.e. dividing a panel into circuit boards; Working of the edges of circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/423—Plated through-holes or plated via connections characterised by electroplating method
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/425—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern
- H05K3/427—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern initial plating of through-holes in metal-clad substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
- H05K3/462—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination characterized by laminating only or mainly similar double-sided circuit boards
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49156—Manufacturing circuit on or in base with selective destruction of conductive paths
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
Definitions
- the invention relates to a circuit substrate and a method for manufacturing the same, and more particularly, to a separable circuit substrate and a method for manufacturing the same.
- the circuit structures of a multi-layer circuit substrate are formed by the method such as a laminated process or a build up process, and thus the multi-layer circuit substrate has high circuit layout density and reduced line pitches.
- the laminated process a plurality of circuit layers is respectively formed on a plurality of insulating layers, and then the formed circuit substrate and the glass fiber resin film using for bonding two objects are aligned and laminated to form a multi layer circuit substrate.
- the multi-layer circuit substrate When the multi-layer circuit substrate is formed by the laminated process, only even circuit layers can be formed, such as four layers, six layers, or more than six layers. If the multi-layer circuit substrate is formed by the build up process, the circuit structures having odd or even circuit layers can be formed based on the requirement. However, the build up process is unfavorable in mass production owing to the requirements of high position accuracy and long time consumption so that the cost is increased. If the circuit substrate is formed by performing the laminated process in a single side, the single-sided circuit layer and the single-sided insulating layer are easily warped after the laminated process so that the reliability thereof is reduced. Accordingly, the aspect of the invention lies in how to shorten the time consumption of the manufacture of the multi-layer circuit substrate and enhance the reliability of the circuit substrate.
- the invention provides a method for manufacturing a circuit structure to shorten the time consumption of the manufacturing method.
- the invention provides a circuit substrate having high reliability.
- the invention provides a method for manufacturing a circuit substrate including the following process. Peripheries of two metal layers are bonded to form a sealed area. Two insulating layers including an upper insulating layer and a bottom insulating layer are formed on the two metal layers. Two conductive layers are formed on the two insulating layers. The two insulating layers and the two conductive layers are laminated and the two metal layers bonded with each other are embedded between the two insulating layers. A part of the two insulating layers and a part of the two conductive layers are removed to form a plurality of blind holes exposing the two metal layers. A conductive material is formed in the blind holes and on remained portions of the two conductive layers. The sealed area of the two metal layers is separated to form two separated circuit substrates.
- the invention provides a method for manufacturing a circuit substrate including the following steps. Peripheries of two metal layers are bonded to form a sealed area. Two insulating layers are formed on the two metal layers and two inner conductive layers are formed on the two insulating layers. The insulating layers and the inner conductive layers are laminated and the two metal layers bonded with each other are embedded in the insulating layers. The inner conductive layers are patterned and then two outer insulating layers and two outer conductive layers are respectively disposed on the inner conductive layers. The outer insulating layers, the outer conductive layers are laminated and the inner conductive layers are embedded in the outer insulating layers. The sealed area of the two metal layers is separated to form two separated circuit substrates.
- the invention provides a circuit substrate including a metal layer, an outer conductive layer, an inner conductive layer, and two insulating layers.
- the inner conductive layer is located between the metal layer and the outer conductive layer.
- the two insulating layers are respectively located between the metal layer and the inner conductive layer and between the outer conductive layer and the inner conductive layer.
- the method for bonding the peripheries of the two metal layers includes an electric welding process.
- the method further includes forming at least a through hole passing through the sealed area and the two insulating layers further fill in the through hole when the two insulating layers are laminated.
- the method for forming the conductive material includes an electroplating process.
- the method further includes patterning the conductive material and the two conductive layers.
- the circuit substrate further includes a conductive material located in a plurality of blind holes passing through the insulating layers and the conductive material is electrically connected between the metal layer and the inner conductive layer, and between the outer conductive layer and the inner conductive layer.
- the peripheries of two metal layers are firstly bonded to form a sealed area in the invention.
- the two metal layers are separated until the double-sided insulating layers and the double sided conductive layer are laminated. Accordingly, the problem of warped circuit substrate is not easily generated after the laminating process of the double-sided insulating layers and the double-sided conductive layer so that the reliability of the circuit substrate is enhanced and the time consumption of manufacturing the circuit substrate is effectively reduced.
- FIG. 1A to FIG. 1H are cross-sectional views showing the method for manufacturing a circuit substrate according to an embodiment of the invention.
- FIG. 2A to FIG. 2I are cross-sectional views showing the method for manufacturing a circuit substrate according to another embodiment of the invention.
- FIG. 1A to FIG. 1H are cross-sectional views showing the method for manufacturing a circuit substrate according to an embodiment of the invention.
- FIG. 2A to FIG. 2I are cross-sectional views showing the method for manufacturing a circuit substrate according to another embodiment of the invention.
- two metal layers 102 such as copper foils or other metal foils, are provided and peripheries of the two metal layers 102 are bonded to form a sealed area 104 .
- the method for bonding the peripheries of the two metal layers 102 includes an electric welding process or a spot welding process so that the two metal layers 102 are temporally bonded together to prevent the solutions used in the subsequent process from permeating the space between the two metal layers 102 .
- an adhesion or other gel can be used to temporally bond the peripheries of the two metal layers 102 together.
- a through hole H passing through the sealed area 104 can further be formed.
- the method for forming the through hole H includes a laser ablating process or a mechanical drilling process.
- the diameter of the through hole H is smaller than the area of the sealed area 104 so that the sealed quality of the sealed area 104 is not degraded by the through hole H.
- two insulating layers 112 are formed on the metal layers 102 , two conductive layers 122 are formed on the two insulating layers 112 , and the two insulating layers 112 and the two conductive layers 122 are laminated so that the two metal layers 102 bonded with each other are embedded between the two insulating layers 112 . Simultaneously, the two insulating layers 112 further fill in the through hole H of the sealed area 104 when the two insulating layers 112 are laminated.
- the sizes of the two insulating layers 112 are larger than the sizes of the two metal layers 102 so that the two metal layers 102 are completely encapsulated in the two insulating layers 112 to prevent from the contamination of the ambient impurities or the solutions.
- a part of the two insulating layers 112 and a part of the two conductive layers 122 are removed to form a plurality of blind holes V exposing the two metal layers 102 .
- the method for forming the blind holes V includes a laser ablating process and the method for removing a part of the conductive layers 122 includes a laser ablating process, a photolithographic etching process, or the like.
- a conductive material 124 is formed in the blind holes V and on remained portions of the two conductive layers 122 , wherein the remained portion means a portion of the two conductive layers 122 which is not removed.
- the method for forming the conductive material 124 includes an electroplating process and the conductive material 124 can exemplified as copper or other metal.
- the sealed area 104 of the two metal layers 102 is separated to form two separated circuit substrates 100 .
- a separator machine or other tools can be used for removing a region of the sealed area 104 encapsulating the two metal layers 102 by taking the through hole H as a reference so that the two metal layers 102 are completely separated.
- the method for separating the two metal layers 102 is not restricted in the aforesaid process.
- the conductive material 124 and the two conductive layers 122 are patterned to form the required circuit layout of each circuit substrate 100 .
- the abovementioned embodiment provides the circuit substrates 100 having two circuit layers.
- the circuit substrates 100 having two circuit layers can be served as a core to form a circuit substrate having four, six, or more than six circuit layers, wherein the manufacturing method thereof can be referred to the conventional process and is not described and reiterated herein.
- the invention further provides another method for manufacturing a circuit substrate.
- two metal layers 202 such as copper foils or other metal foils, are provided and peripheries of the two metal layers 202 are bonded to form a sealed area 204 .
- the method for bonding the peripheries of the two metal layers 202 includes an electric welding process or a spot welding process so that the two metal layers 202 are temporally bonded together to prevent the solutions used in the subsequent process from permeating the space between the two metal layers 202 .
- an adhesion or other gel can be used to temporally bond the peripheries of the two metal layers 202 together.
- a through hole H passing through the sealed area 204 can further be formed.
- the method for forming the through hole H includes a laser ablating process or a mechanical drilling process.
- two insulating layers 212 are formed on the two metal layers 202 and two inner conductive layers 222 are formed on the two insulating layers 212 .
- the inner conductive layers 222 are patterned.
- another two insulating layers 232 are formed on the two patterned inner conductive layers 222 and two outer conductive layers 242 are formed on the two insulating layers 232 .
- the insulating layers 212 and the inner conductive layers 222 , 232 are laminated and the two metal layers 202 bonded with each other are embedded in the insulating layers 212 .
- the insulating layers 232 and the outer conductive layers 242 are laminated and the inner conductive layers 222 are embedded in the insulating layers 232 .
- the insulating layers 212 are further filled in the through holes H in the sealed area 204 during laminating the insulating layers 212 .
- the sizes of the insulating layers 212 are larger than the sizes of the two metal layers 202 so that the two metal layers 202 are completely encapsulated in the insulating layers 212 so as to prevent from the contamination of ambient impurities or solution.
- the sealed area 204 of the two metal layers 202 are separated to form two separated circuit substrates 200 .
- the two circuit substrates 200 respectively have three circuit layers.
- a separator machine or other tools can be used for removing a region of the sealed area 204 encapsulating the two metal layers 202 by taking the through hole H as a reference so as to completely separate the two metal layers 202 .
- the method for separating the two metal layers 202 is not restricted in the aforesaid process.
- FIG. 2G and FIG. 2H which illustrated show only one circuit substrate 200 are referred.
- a part of the insulating layers 212 , 232 , a part of the metal layer 202 , and a part of the outer conductive layer 242 are removed to form a plurality of blind holes V exposing the inner conductive layer 222 .
- the method for forming the blind holes V includes a laser ablating process.
- a conductive material 244 is formed in the blind holes V and on remained portions of the metal layer 202 and the outer conductive layer 242 .
- the method for forming the conductive material 244 includes an electroplating process and the conductive material 244 can exemplified as copper or other metal.
- the conductive material 244 , the metal layer 202 and the outer conductive layer 242 are patterned to form the required circuit layout of each circuit substrate 200 .
- the circuit substrate 200 having three circuit layers as shown in FIG. 2G includes a metal layer 202 , an outer conductive layer 242 , an inner conductive layer 222 , and two insulating layers 212 and 232 .
- the inner conductive layer 222 is located between the metal layer 202 and the outer conductive layer 242 .
- the two insulating layers 212 and 232 are respectively located between the metal layer 202 and the inner conductive layer 222 and between the outer conductive layer 242 and the inner conductive layer 222 .
- 2H further includes a conductive material 244 located in a plurality of blind holes V passing through the insulating layers 212 and 232 , and the conductive material 244 is electrically connected between the metal layer 202 and the inner conductive layer 222 and between the outer conductive layer 242 and the inner conductive layer 222 .
- either odd circuit layers or even circuit layers can be formed by the aforesaid method for manufacturing a circuit substrate which is capable of forming two circuit substrates simultaneously to shorten the time consumption for manufacturing the multi-layer circuit substrate and is capable of preventing from the problem of the warped circuit substrate to enhance the reliability.
- the peripheries of two metal layers are firstly bonded to form a sealed area in the invention.
- the two metal layers are separated until the double-sided insulating layers and the double sided conductive layer are laminated. Accordingly, the problem of warped circuit substrate is not easily generated after the laminating process of the double-sided insulating layers and the double sided conductive layer so that the reliability of the circuit substrate is enhanced and the time of the manufacture of the circuit substrate is effectively reduced.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Mechanical Engineering (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
A manufacturing method of a circuit substrate includes the following steps. The peripheries of two metal layers are bonded to form a sealed area. Two insulating layers are formed on the two metal layers. Two including upper and bottom conductive layers are formed on the two insulating layers. Then, the two insulating layers and the two conductive layers are laminated so that the two metal layers bonded to each other are embedded between the two insulating layers. A part of the two insulating layers and a part of the two conductive layers are removed to form a plurality of blind holes exposing the two metal layers. A conductive material is formed in the blind holes and on the remained two conductive layers. The sealed area of the two metal layers is separated to form two separated circuit substrates.
Description
- This application claims the priority benefit of Taiwan application serial no. 99112313, filed on Apr. 20, 2010. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of specification.
- 1. Field of the Invention
- The invention relates to a circuit substrate and a method for manufacturing the same, and more particularly, to a separable circuit substrate and a method for manufacturing the same.
- 2. Description of Related Art
- Generally, the circuit structures of a multi-layer circuit substrate are formed by the method such as a laminated process or a build up process, and thus the multi-layer circuit substrate has high circuit layout density and reduced line pitches. In the laminated process, a plurality of circuit layers is respectively formed on a plurality of insulating layers, and then the formed circuit substrate and the glass fiber resin film using for bonding two objects are aligned and laminated to form a multi layer circuit substrate.
- When the multi-layer circuit substrate is formed by the laminated process, only even circuit layers can be formed, such as four layers, six layers, or more than six layers. If the multi-layer circuit substrate is formed by the build up process, the circuit structures having odd or even circuit layers can be formed based on the requirement. However, the build up process is unfavorable in mass production owing to the requirements of high position accuracy and long time consumption so that the cost is increased. If the circuit substrate is formed by performing the laminated process in a single side, the single-sided circuit layer and the single-sided insulating layer are easily warped after the laminated process so that the reliability thereof is reduced. Accordingly, the aspect of the invention lies in how to shorten the time consumption of the manufacture of the multi-layer circuit substrate and enhance the reliability of the circuit substrate.
- The invention provides a method for manufacturing a circuit structure to shorten the time consumption of the manufacturing method.
- The invention provides a circuit substrate having high reliability.
- The invention provides a method for manufacturing a circuit substrate including the following process. Peripheries of two metal layers are bonded to form a sealed area. Two insulating layers including an upper insulating layer and a bottom insulating layer are formed on the two metal layers. Two conductive layers are formed on the two insulating layers. The two insulating layers and the two conductive layers are laminated and the two metal layers bonded with each other are embedded between the two insulating layers. A part of the two insulating layers and a part of the two conductive layers are removed to form a plurality of blind holes exposing the two metal layers. A conductive material is formed in the blind holes and on remained portions of the two conductive layers. The sealed area of the two metal layers is separated to form two separated circuit substrates.
- The invention provides a method for manufacturing a circuit substrate including the following steps. Peripheries of two metal layers are bonded to form a sealed area. Two insulating layers are formed on the two metal layers and two inner conductive layers are formed on the two insulating layers. The insulating layers and the inner conductive layers are laminated and the two metal layers bonded with each other are embedded in the insulating layers. The inner conductive layers are patterned and then two outer insulating layers and two outer conductive layers are respectively disposed on the inner conductive layers. The outer insulating layers, the outer conductive layers are laminated and the inner conductive layers are embedded in the outer insulating layers. The sealed area of the two metal layers is separated to form two separated circuit substrates.
- The invention provides a circuit substrate including a metal layer, an outer conductive layer, an inner conductive layer, and two insulating layers. The inner conductive layer is located between the metal layer and the outer conductive layer. The two insulating layers are respectively located between the metal layer and the inner conductive layer and between the outer conductive layer and the inner conductive layer.
- According to an embodiment of the invention, the method for bonding the peripheries of the two metal layers includes an electric welding process.
- According to an embodiment of the invention, after bonding the peripheries of the two metal layers, the method further includes forming at least a through hole passing through the sealed area and the two insulating layers further fill in the through hole when the two insulating layers are laminated.
- According to an embodiment of the invention, the method for forming the conductive material includes an electroplating process.
- According to an embodiment of the invention, after separating the sealed area of the two metal layers, the method further includes patterning the conductive material and the two conductive layers.
- According to am embodiment of the invention, the circuit substrate further includes a conductive material located in a plurality of blind holes passing through the insulating layers and the conductive material is electrically connected between the metal layer and the inner conductive layer, and between the outer conductive layer and the inner conductive layer.
- In view of the above, the peripheries of two metal layers are firstly bonded to form a sealed area in the invention. The two metal layers are separated until the double-sided insulating layers and the double sided conductive layer are laminated. Accordingly, the problem of warped circuit substrate is not easily generated after the laminating process of the double-sided insulating layers and the double-sided conductive layer so that the reliability of the circuit substrate is enhanced and the time consumption of manufacturing the circuit substrate is effectively reduced.
- In order to make the aforementioned and other features and advantages of the invention more comprehensible, embodiments accompanying figures are described in detail below.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.
-
FIG. 1A toFIG. 1H are cross-sectional views showing the method for manufacturing a circuit substrate according to an embodiment of the invention. -
FIG. 2A toFIG. 2I are cross-sectional views showing the method for manufacturing a circuit substrate according to another embodiment of the invention. -
FIG. 1A toFIG. 1H are cross-sectional views showing the method for manufacturing a circuit substrate according to an embodiment of the invention.FIG. 2A toFIG. 2I are cross-sectional views showing the method for manufacturing a circuit substrate according to another embodiment of the invention. - Referring to
FIG. 1A andFIG. 1B , twometal layers 102, such as copper foils or other metal foils, are provided and peripheries of the twometal layers 102 are bonded to form a sealedarea 104. The method for bonding the peripheries of the twometal layers 102 includes an electric welding process or a spot welding process so that the twometal layers 102 are temporally bonded together to prevent the solutions used in the subsequent process from permeating the space between the twometal layers 102. Certainly, in addition to the electric welding process or the spot welding process, an adhesion or other gel can be used to temporally bond the peripheries of the twometal layers 102 together. In the present embodiment, after bonding the peripheries of the twometal layers 102, at least a through hole H passing through the sealedarea 104 can further be formed. The method for forming the through hole H includes a laser ablating process or a mechanical drilling process. Herein, the diameter of the through hole H is smaller than the area of the sealedarea 104 so that the sealed quality of the sealedarea 104 is not degraded by the through hole H. Next, referring toFIGS. 1C and 1D , two insulatinglayers 112 are formed on the metal layers 102, twoconductive layers 122 are formed on the two insulatinglayers 112, and the two insulatinglayers 112 and the twoconductive layers 122 are laminated so that the twometal layers 102 bonded with each other are embedded between the two insulatinglayers 112. Simultaneously, the two insulatinglayers 112 further fill in the through hole H of the sealedarea 104 when the two insulatinglayers 112 are laminated. The sizes of the two insulatinglayers 112 are larger than the sizes of the twometal layers 102 so that the twometal layers 102 are completely encapsulated in the two insulatinglayers 112 to prevent from the contamination of the ambient impurities or the solutions. - Then, referring to
FIG. 1E andFIG. 1F , a part of the two insulatinglayers 112 and a part of the twoconductive layers 122 are removed to form a plurality of blind holes V exposing the twometal layers 102. The method for forming the blind holes V includes a laser ablating process and the method for removing a part of theconductive layers 122 includes a laser ablating process, a photolithographic etching process, or the like. Thereafter, aconductive material 124 is formed in the blind holes V and on remained portions of the twoconductive layers 122, wherein the remained portion means a portion of the twoconductive layers 122 which is not removed. The method for forming theconductive material 124 includes an electroplating process and theconductive material 124 can exemplified as copper or other metal. Next, referring toFIG. 1G , the sealedarea 104 of the twometal layers 102 is separated to form two separated circuit substrates 100. In the present embodiment, a separator machine or other tools can be used for removing a region of the sealedarea 104 encapsulating the twometal layers 102 by taking the through hole H as a reference so that the twometal layers 102 are completely separated. Certainly, the method for separating the twometal layers 102 is not restricted in the aforesaid process. Then, referring toFIG. 1H , theconductive material 124 and the twoconductive layers 122 are patterned to form the required circuit layout of eachcircuit substrate 100. - The abovementioned embodiment provides the
circuit substrates 100 having two circuit layers. In other embodiments, thecircuit substrates 100 having two circuit layers can be served as a core to form a circuit substrate having four, six, or more than six circuit layers, wherein the manufacturing method thereof can be referred to the conventional process and is not described and reiterated herein. Furthermore, for manufacturing a circuit layout having odd circuit layers, the invention further provides another method for manufacturing a circuit substrate. - Referring to
FIG. 2A andFIG. 2B , twometal layers 202, such as copper foils or other metal foils, are provided and peripheries of the twometal layers 202 are bonded to form a sealedarea 204. The method for bonding the peripheries of the twometal layers 202 includes an electric welding process or a spot welding process so that the twometal layers 202 are temporally bonded together to prevent the solutions used in the subsequent process from permeating the space between the twometal layers 202. Certainly, in addition to the electric welding process or the spot welding process, an adhesion or other gel can be used to temporally bond the peripheries of the twometal layers 202 together. In the present embodiment, after bonding the peripheries of the twometal layers 202, at least a through hole H passing through the sealedarea 204 can further be formed. The method for forming the through hole H includes a laser ablating process or a mechanical drilling process. Next, referring toFIG. 2C toFIG. 2E , two insulatinglayers 212 are formed on the twometal layers 202 and two innerconductive layers 222 are formed on the two insulatinglayers 212. When the twometal layers 202 are still sealed with each other, the innerconductive layers 222 are patterned. Next, another two insulatinglayers 232 are formed on the two patterned innerconductive layers 222 and two outerconductive layers 242 are formed on the two insulatinglayers 232. InFIG. 2C , the insulatinglayers 212 and the innerconductive layers metal layers 202 bonded with each other are embedded in the insulating layers 212. In addition, inFIG. 2E , the insulatinglayers 232 and the outerconductive layers 242 are laminated and the innerconductive layers 222 are embedded in the insulating layers 232. In the meantime, the insulatinglayers 212 are further filled in the through holes H in the sealedarea 204 during laminating the insulating layers 212. The sizes of the insulatinglayers 212 are larger than the sizes of the twometal layers 202 so that the twometal layers 202 are completely encapsulated in the insulatinglayers 212 so as to prevent from the contamination of ambient impurities or solution. - Next, referring to
FIG. 2F , the sealedarea 204 of the twometal layers 202 are separated to form two separated circuit substrates 200. The twocircuit substrates 200 respectively have three circuit layers. In the present embodiment, a separator machine or other tools can be used for removing a region of the sealedarea 204 encapsulating the twometal layers 202 by taking the through hole H as a reference so as to completely separate the twometal layers 202. Certainly, the method for separating the twometal layers 202 is not restricted in the aforesaid process. - Next,
FIG. 2G andFIG. 2H which illustrated show only onecircuit substrate 200 are referred. A part of the insulatinglayers metal layer 202, and a part of the outerconductive layer 242 are removed to form a plurality of blind holes V exposing the innerconductive layer 222. The method for forming the blind holes V includes a laser ablating process. Thereafter, aconductive material 244 is formed in the blind holes V and on remained portions of themetal layer 202 and the outerconductive layer 242. The method for forming theconductive material 244 includes an electroplating process and theconductive material 244 can exemplified as copper or other metal. Then, referring toFIG. 2I , theconductive material 244, themetal layer 202 and the outerconductive layer 242 are patterned to form the required circuit layout of eachcircuit substrate 200. - The
circuit substrate 200 having three circuit layers as shown inFIG. 2G includes ametal layer 202, an outerconductive layer 242, an innerconductive layer 222, and two insulatinglayers conductive layer 222 is located between themetal layer 202 and the outerconductive layer 242. The two insulatinglayers metal layer 202 and the innerconductive layer 222 and between the outerconductive layer 242 and the innerconductive layer 222. In addition, thecircuit substrate 200 having three circuit layers as shown inFIG. 2H further includes aconductive material 244 located in a plurality of blind holes V passing through the insulatinglayers conductive material 244 is electrically connected between themetal layer 202 and the innerconductive layer 222 and between the outerconductive layer 242 and the innerconductive layer 222. - According to the above description, either odd circuit layers or even circuit layers can be formed by the aforesaid method for manufacturing a circuit substrate which is capable of forming two circuit substrates simultaneously to shorten the time consumption for manufacturing the multi-layer circuit substrate and is capable of preventing from the problem of the warped circuit substrate to enhance the reliability.
- In summary, the peripheries of two metal layers are firstly bonded to form a sealed area in the invention. The two metal layers are separated until the double-sided insulating layers and the double sided conductive layer are laminated. Accordingly, the problem of warped circuit substrate is not easily generated after the laminating process of the double-sided insulating layers and the double sided conductive layer so that the reliability of the circuit substrate is enhanced and the time of the manufacture of the circuit substrate is effectively reduced.
- It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Claims (12)
1. A method for manufacturing a circuit substrate, comprising:
bonding peripheries of two metal layers to form a sealed area;
forming two insulating layers on the two metal layers;
forming two conductive layers on the two insulating layers;
laminating the two insulating layers and the two conductive layers and the two metal layers being embedded between the two insulating layers;
removing a part of the two insulating layers and a part of the two conductive layers to form a plurality of blind holes exposing the two metal layers;
forming a conductive material in the blind holes and on remained portions of the two conductive layer; and
separating the sealed area of the two metal layer to form two separated circuit substrates.
2. The method for manufacturing a circuit substrate of claim 1 , wherein the method for bonding the peripheries of the two metal layers comprises an electric welding process or a spot-welding process.
3. The method for manufacturing a circuit substrate of claim 1 , wherein after bonding the peripheries of the two metal layers, the method further comprises forming at least a through hole passing through the sealed area and the two insulating layer further fill in the through hole when the two insulating layers are laminated.
4. The method for manufacturing a circuit substrate of claim 1 , wherein the method for forming the conductive material comprises an electroplating process.
5. The method for manufacturing a circuit substrate of claim 1 , wherein after separating the sealed area of the two metal layers, the method further comprises patterning the conductive material and the two conductive layers.
6. A method for manufacturing a circuit substrate, comprising:
bonding peripheries of two metal layers to form a sealed area;
forming two insulating layers on the two metal layers and forming two inner conductive layers on the two insulating layers;
laminating the two insulating layers and the two inner conductive layers and the two metal layers bonded with each other being embedded in the two insulating layers;
patterning the two inner conductive layers, forming another two insulating layers on the two inner conductive layers, and forming two outer conductive layers on the another two insulating layers;
laminating the insulating layers and the two outer conductive layers and the two inner conductive layers being embedded in the insulating layers; and
separating the sealed area of the two metal layers to form two separated circuit substrates.
7. The method for manufacturing a circuit substrate of claim 6 , wherein the method for bonding the peripheries of the two metal layers comprises an electric welding process or a spot-welding process.
8. The method for manufacturing a circuit substrate of claim 6 , wherein after bonding the peripheries of the two metal layers, the method further comprises forming at least a through hole passing through the sealed area and the two insulating layers further fill in the through hole when the two insulating layers are laminated.
9. The method for manufacturing a circuit substrate of claim 6 , wherein after separating the sealed area of the two metal layers, the method further comprises:
removing a part of the insulating layers, a part of the metal layer, and a part of the outer conductive layer to form a plurality of blind holes exposing the inner conductive layer; and
forming a conductive material in the blind holes and on remained portions of the metal layer and the outer conductive layer.
10. The method for manufacturing a circuit substrate of claim 9 , wherein after forming the conductive material, the method further comprises patterning the conductive material, the metal layer, and the outer conductive layer.
11. A circuit substrate formed by the method of claim 6 , the circuit substrate comprising:
a metal layer;
an outer conductive layer;
an inner conductive layer located between the metal layer and the outer conductive layer; and
two insulating layers respectively located between the metal layer and the inner conductive layer and between the outer conductive layer and the inner conductive layer.
12. The circuit substrate of claim 11 , further comprising a conductive material located in a plurality of blind holes passing through the insulating layers and the conductive material being electrically connected between the metal layer and the inner conductive layer and between the outer conductive layer and the inner conductive layer.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/551,586 US9655254B2 (en) | 2010-04-20 | 2012-07-17 | Manufacturing method of circuit substrate |
US15/475,134 US9961784B2 (en) | 2010-04-20 | 2017-03-31 | Manufacturing method of circuit substrate |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW99112313 | 2010-04-20 | ||
TW99112313 | 2010-04-20 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/551,586 Division US9655254B2 (en) | 2010-04-20 | 2012-07-17 | Manufacturing method of circuit substrate |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110253439A1 true US20110253439A1 (en) | 2011-10-20 |
Family
ID=44787334
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/818,398 Abandoned US20110253439A1 (en) | 2010-04-20 | 2010-06-18 | Circuit substrate and manufacturing method thereof |
US13/551,586 Active 2033-03-21 US9655254B2 (en) | 2010-04-20 | 2012-07-17 | Manufacturing method of circuit substrate |
US15/475,134 Active US9961784B2 (en) | 2010-04-20 | 2017-03-31 | Manufacturing method of circuit substrate |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/551,586 Active 2033-03-21 US9655254B2 (en) | 2010-04-20 | 2012-07-17 | Manufacturing method of circuit substrate |
US15/475,134 Active US9961784B2 (en) | 2010-04-20 | 2017-03-31 | Manufacturing method of circuit substrate |
Country Status (3)
Country | Link |
---|---|
US (3) | US20110253439A1 (en) |
EP (1) | EP2416632A1 (en) |
JP (1) | JP2011228617A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150090476A1 (en) * | 2013-09-27 | 2015-04-02 | Subtron Technology Co., Ltd. | Package carrier and manufacturing method thereof |
US10964552B2 (en) | 2014-07-18 | 2021-03-30 | Mitsubishi Gas Chemical Company, Inc. | Methods for producing laminate and substrate for mounting a semiconductor device |
US20220192028A1 (en) * | 2019-04-19 | 2022-06-16 | Gentherm Gmbh | Milling of flex foil with two conductive layers from both sides |
US11503704B2 (en) * | 2019-12-30 | 2022-11-15 | General Electric Company | Systems and methods for hybrid glass and organic packaging for radio frequency electronics |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN204014250U (en) * | 2014-05-16 | 2014-12-10 | 奥特斯(中国)有限公司 | For the production of the semi-finished product of the connected system of electronic component |
RU2572831C1 (en) * | 2014-09-03 | 2016-01-20 | Открытое акционерное общество "Научно-производственное предприятие "Полет" | Manufacturing method of printed-circuit boards |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006049660A (en) * | 2004-08-06 | 2006-02-16 | Cmk Corp | Manufacturing method of printed wiring board |
US20070132536A1 (en) * | 2005-12-13 | 2007-06-14 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board having embedded electronic components and manufacturing method thereof |
US7504706B2 (en) * | 2005-10-21 | 2009-03-17 | E. I. Du Pont De Nemours | Packaging having an array of embedded capacitors for power delivery and decoupling in the mid-frequency range and methods of forming thereof |
US20090166072A1 (en) * | 2007-12-27 | 2009-07-02 | Shinko Electric Industries Co., Ltd. | Electronic apparatus and method of manufacturing the same, and wiring substrate and method of manufacturing the same |
US20110232948A1 (en) * | 2010-03-25 | 2011-09-29 | Ibiden Co., Ltd. | Printed wiring board and method for manufacturing printed wiring board |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4702785A (en) * | 1985-06-24 | 1987-10-27 | President Engineering Corporation | Process for manufacturing multilayer PC boards |
KR100346400B1 (en) * | 1999-12-16 | 2002-08-01 | 엘지전자주식회사 | Multi-layer pcb and the manufacturing method the same |
KR100333627B1 (en) * | 2000-04-11 | 2002-04-22 | 구자홍 | Multi layer PCB and making method the same |
US6841862B2 (en) * | 2000-06-30 | 2005-01-11 | Nec Corporation | Semiconductor package board using a metal base |
JP2002232135A (en) * | 2001-01-30 | 2002-08-16 | Matsushita Electric Ind Co Ltd | Double-sided circuit board for lamination and its manufacturing method, and multilayer printed circuit board using the same |
JP3615727B2 (en) * | 2001-10-31 | 2005-02-02 | 新光電気工業株式会社 | Package for semiconductor devices |
WO2003039219A1 (en) * | 2001-10-31 | 2003-05-08 | Shinko Electric Industries Co., Ltd. | Method for manufacturing multilayer circuit board for semiconductor device |
TW498472B (en) * | 2001-11-27 | 2002-08-11 | Via Tech Inc | Tape-BGA package and its manufacturing process |
JP4502697B2 (en) * | 2004-04-21 | 2010-07-14 | 三洋電機株式会社 | Multilayer substrate manufacturing method, multilayer substrate and circuit device |
JP4993848B2 (en) * | 2004-05-28 | 2012-08-08 | 三洋電機株式会社 | Wiring substrate |
KR100704919B1 (en) * | 2005-10-14 | 2007-04-09 | 삼성전기주식회사 | Coreless substrate and manufacturing method thereof |
TWI311035B (en) * | 2005-12-29 | 2009-06-11 | Subtron Technology Co Ltd | Process and structure of printed wiring board |
US8263878B2 (en) * | 2008-03-25 | 2012-09-11 | Ibiden Co., Ltd. | Printed wiring board |
TWI390692B (en) * | 2009-06-23 | 2013-03-21 | Unimicron Technology Corp | Package substrate and base therefor and fabrication method thereof |
-
2010
- 2010-06-18 US US12/818,398 patent/US20110253439A1/en not_active Abandoned
- 2010-09-21 EP EP10178052A patent/EP2416632A1/en not_active Withdrawn
- 2010-09-22 JP JP2010211923A patent/JP2011228617A/en active Pending
-
2012
- 2012-07-17 US US13/551,586 patent/US9655254B2/en active Active
-
2017
- 2017-03-31 US US15/475,134 patent/US9961784B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006049660A (en) * | 2004-08-06 | 2006-02-16 | Cmk Corp | Manufacturing method of printed wiring board |
US7504706B2 (en) * | 2005-10-21 | 2009-03-17 | E. I. Du Pont De Nemours | Packaging having an array of embedded capacitors for power delivery and decoupling in the mid-frequency range and methods of forming thereof |
US20070132536A1 (en) * | 2005-12-13 | 2007-06-14 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board having embedded electronic components and manufacturing method thereof |
US20090166072A1 (en) * | 2007-12-27 | 2009-07-02 | Shinko Electric Industries Co., Ltd. | Electronic apparatus and method of manufacturing the same, and wiring substrate and method of manufacturing the same |
US20110232948A1 (en) * | 2010-03-25 | 2011-09-29 | Ibiden Co., Ltd. | Printed wiring board and method for manufacturing printed wiring board |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150090476A1 (en) * | 2013-09-27 | 2015-04-02 | Subtron Technology Co., Ltd. | Package carrier and manufacturing method thereof |
US9578750B2 (en) * | 2013-09-27 | 2017-02-21 | Subtron Technology Co., Ltd. | Package carrier and manufacturing method thereof |
US10964552B2 (en) | 2014-07-18 | 2021-03-30 | Mitsubishi Gas Chemical Company, Inc. | Methods for producing laminate and substrate for mounting a semiconductor device |
US20220192028A1 (en) * | 2019-04-19 | 2022-06-16 | Gentherm Gmbh | Milling of flex foil with two conductive layers from both sides |
US11503704B2 (en) * | 2019-12-30 | 2022-11-15 | General Electric Company | Systems and methods for hybrid glass and organic packaging for radio frequency electronics |
Also Published As
Publication number | Publication date |
---|---|
US20120280022A1 (en) | 2012-11-08 |
US20170208696A1 (en) | 2017-07-20 |
US9655254B2 (en) | 2017-05-16 |
JP2011228617A (en) | 2011-11-10 |
EP2416632A1 (en) | 2012-02-08 |
US9961784B2 (en) | 2018-05-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9961784B2 (en) | Manufacturing method of circuit substrate | |
US9603263B2 (en) | Manufacturing method of circuit substrate | |
US8387239B2 (en) | Manufacturing method of embedded circuit substrate | |
US9253887B2 (en) | Fabrication method of embedded chip substrate | |
US8510936B2 (en) | Manufacturing method of package carrier | |
US7774932B2 (en) | Circuit board process | |
WO2009141928A1 (en) | Printed wiring board and method for manufacturing the same | |
US20170033037A1 (en) | Packaging substrate | |
US8104171B2 (en) | Method of fabricating multi-layered substrate | |
US9362248B2 (en) | Coreless package structure and method for manufacturing same | |
KR100897668B1 (en) | Fabricating Method of Printed Circuit Board using the Carrier | |
US10123413B2 (en) | Package substrate and manufacturing method thereof | |
US9458540B2 (en) | Package substrate and manufacturing method thereof | |
JP2011066373A (en) | Circuit board structure | |
JP5362519B2 (en) | Circuit board manufacturing method | |
TWI396491B (en) | Metode for fabricating circuit board | |
KR100873673B1 (en) | Method of fabricating multi-layered printed circuit board with a metal bump and pcb manufactured thereof | |
KR100861612B1 (en) | Fabricating method of printed circuit board using the carrier | |
TW202301930A (en) | Circuit board and method of manufacturing the same | |
TWI384913B (en) | Flex-rigid circuit board and process the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SUBTRON TECHNOLOGY CO. LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HUANG, TZU-WEI;REEL/FRAME:024567/0205 Effective date: 20100607 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |