US20110221002A1 - Mos-type esd protection device in soi and manufacturing method thereof - Google Patents
Mos-type esd protection device in soi and manufacturing method thereof Download PDFInfo
- Publication number
- US20110221002A1 US20110221002A1 US13/055,553 US201013055553A US2011221002A1 US 20110221002 A1 US20110221002 A1 US 20110221002A1 US 201013055553 A US201013055553 A US 201013055553A US 2011221002 A1 US2011221002 A1 US 2011221002A1
- Authority
- US
- United States
- Prior art keywords
- esd protection
- soi
- mos
- layer
- silicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 18
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 52
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 52
- 239000010703 silicon Substances 0.000 claims abstract description 52
- 239000000758 substrate Substances 0.000 claims abstract description 45
- 238000000034 method Methods 0.000 claims abstract description 32
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 30
- 229920005591 polysilicon Polymers 0.000 claims abstract description 30
- 125000006850 spacer group Chemical group 0.000 claims abstract description 27
- 230000008569 process Effects 0.000 claims abstract description 23
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 40
- 235000012239 silicon dioxide Nutrition 0.000 claims description 19
- 239000000377 silicon dioxide Substances 0.000 claims description 19
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 11
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 11
- 238000002955 isolation Methods 0.000 claims description 7
- 238000007517 polishing process Methods 0.000 claims description 5
- 238000005498 polishing Methods 0.000 claims description 4
- 238000000231 atomic layer deposition Methods 0.000 claims 2
- 238000005516 engineering process Methods 0.000 abstract description 2
- 239000010408 film Substances 0.000 description 26
- 210000000746 body region Anatomy 0.000 description 9
- 230000015556 catabolic process Effects 0.000 description 5
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 2
- -1 for example Substances 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000007667 floating Methods 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0266—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements
Definitions
- the present invention relates to the microelectronics and solid state electronics fields and more particularly to ESD protection device in SOI technology.
- CMOS devices fabricated on silicon-on-insulator (SOI) substrate provide higher speed and consume less power.
- electrostatic discharge (ESD) protection for higher device reliability has to be considered in circuit design and applications.
- the semiconductor IC industry usually adopts a resistive ESD circuitry, containing often diodes as input or output protection elements.
- a MOS type ESD structure is usually arranged between the internal circuit and external input or output.
- BOX buried oxide layer
- MOS type ESD protection structure in SOI has been proposed.
- an ESD protection device and an intrinsic device are created in the same active region.
- the drawback of this original structure is that, in an ESD event, the leakage current can raise the electric potential of the intrinsic device in the active region, reinforce the floating body effect in the intrinsic SOI MOS device, and therefore impact the output characteristics of the intrinsic SOI MOS device.
- the ESD protection device and the intrinsic MOS device are separated by the shallow trench isolation (STI) process.
- STI shallow trench isolation
- the drawback of this structure is that, because of the isolation of BOX and STI, the ESD protection devices have low thermal dissipation capacity. In an ESD event, the ESD protection devices are easy to breakdown.
- ESD protection device There are generally two techniques to fabricate an ESD protection device which has sufficient protection strength.
- One technique is to increase area of ESD protection components or to increase the total number of ESD protection components, resulting in undesired increase in chip area.
- the other technique is to remove part of the top silicon film and buried oxide layer on the SOI substrate, and create a special ESD protection structure on the exposed body region of the SOI substrate.
- exposing a body region of the SOI substrate will impact the consequent fabrication process.
- the MOS ESD protection structure includes an SOI substrate; an intrinsic active device and an ESD protection device formed over the SOI substrate side by side, the ESD protection device comprising: a trench formed in the SOI substrate; a first side-wall spacer disposed on the inside walls of the trench; an epitaxial silicon layer formed in the trench; a poly silicon gate formed on top of the epitaxial silicon; a gate dielectric disposed between the poly silicon gate and the epitaxial silicon layer; a source region and a drain region formed respectively on each side of gate; and a second side-wall spacer disposed on both sides of the poly silicon gate and the gate dielectric.
- the SOI substrate from bottom up comprises a body layer, a buried oxide layer and a top silicon film.
- the intrinsic active device is an intrinsic SOI MOS device, which comprises: a poly silicon gate formed on top of the SOI substrate; a gate dielectric disposed between the poly silicon gate of the SOI substrate; a source region and a drain region disposed respectively on each side of the poly silicon gate; a third side-wall spacer disposed on both sides of the poly silicon gate and the gate.
- the top silicon film in the intrinsic active device ends at the first side-wall spacer on one side, and ends at a shallow trench isolation wall on the other side.
- a method of manufacturing a MOS ESD comprises steps of:
- the method of forming a first side-wall spacer as follows: first, isotropic grow a layer of silicon dioxide based on step (C), and then anisotropic etch the silicon dioxide.
- the method of manufacturing a MOS ESD protection structure in SOI further comprises a step (H), which is creating a poly silicon gate, a source region and a drain region of an intrinsic SOI MOS device at the top silicon film, thereby the obtain ESD protection structure is MOS type.
- the advantages of the present invention are listed as below.
- the ESD protection device connects to the body region of the SOI substrate directly, thereby the leakage current can down to the SOI substrate.
- the ESD protection device and the intrinsic MOS transistor in the active region are in the same plant via epitaxial process, in order to facilitate the follow-up process.
- FIG. 1 is a cross sectional view of an SOI substrate.
- FIG. 2 is a cross sectional view of an ESD stack including a silicon dioxide buffer layer and a silicon nitride barrier layer grown on the SOI substrate according to one embodiment of the present invention.
- FIG. 3 is a cross sectional view of an ESD protection cell region and a silicon dioxide spacer fabricated in the ESD stack according to one embodiment of the present invention.
- FIG. 4 is a cross sectional view of an ESD protechion cell region which is epitaxially grown in the ESD stack of the SOI substrate according to one embodiment of the present invention.
- FIG. 5 is a cross sectional view of an exemplary ESD protection device and an intrinsic SOI MOS structure according to one embodiment of the present invention.
- FIG. 5 illustrates the cross section of a MOS type ESD protection structure fabricated in an SOI stack consistent with the first embodiment of the present invention.
- the protection structure includes an ESD protection device 9 which comprises an epitaxial silicon layer 8 contacting directly a body region 1 of an SOI substrate; a first side-wall spacer 19 disposed vertically on both sides of the epitaxial silicon layer 8 so as to isolate the ESD protection device 9 from the intrinsic active structure 10 ; a poly silicon gate 11 of the ESD protection device 9 formed on top of the epitaxial silicon layer 8 ; a gate dielectric 14 disposed between the poly silicon gate 11 and the epitaxial silicon layer 8 ; a source region and a drain region formed in the epitaxial silicon layer 8 on left and right ends of the gate 11 ; and a second side-wall spacer 13 disposed on both sides of the poly silicon gate 11 .
- the gate dielectric 14 is formed of materials, for example, silicon dioxide.
- the ESD protection structure is built on a SOI substrate, and the SOI substrate from bottom up includes a body region 1 , a buried oxide layer 2 and a top silicon film 3 .
- the ESD protection structure further include an intrinsic SOI MOS device 10 , which is isolated from the ESD protection device 9 by the first side-wall spacer 19 .
- the intrinsic SOI MOS device 10 has a poly silicon gate 15 formed on the central location over the silicon film 3 ; a gate dielectric 18 disposed between the poly silicon gate 15 and the top silicon film 3 ; a source region and a drain region 16 disposed in the top silicon film 3 and respectively at the left and right side of gate 15 ; a third side-wall spacer 17 disposed on both sides of the poly silicon gate 15 and gate dielectric layer 18 .
- the gate dielectric layer 18 is formed of materials, for example, silicon dioxide.
- the top silicon film 3 in the intrinsic SOI MOS structure 10 is located next to a first side-wall spacer 19 on one side, and connects to a shallow trench isolation wall 6 on the other side.
- an exemplary method of fabricating a MOS ESD protection structure in SOI includes the following steps.
- a stack of SOI substrate including a SOI body film 1 , a buried oxide layer 2 and a top silicon film 3 from bottom up, and a silicon oxide buffer layer 4 on the SOI substrate.
- a number of thin film growing techniques may be applied in forming the oxide films, for example, thermal oxidation, diffusion, RTP, PVD, CVD, MBE, etc.
- a silicon nitride layer 5 is formed on the silicon dioxide buffer 4 to complete a full-film stack.
- An opening in the full-film stack as an ESD protection cell region 9 is formed by a lithography process, and the ESD protection cell region 9 extends from the silicon nitride layer 5 into the bottom of the buried oxide layer 2 .
- step (D) A first side-wall spacer 19 is deposited in the opening in step (C) to provide isolation between the ESD protection cell region 9 and the intrinsic active structure 10 .
- the full-film stack is polished down to the top silicon film 3 by a polishing process, for example, the CMP (chemical-mechanical polishing).
- a poly silicon gate 11 , gate dielectric layer 12 , a source region and a drain region 19 are formed over the epitaxial silicon layer 8 .
- step (C) After an opening in the full-film is made in step (C), a layer of silicon dioxide is uniformly deposited inside the opening and the top surface containing the silicon dioxide and nitride is removed, by applying, for example, an anisotropic etch process, a polish process, etc.
- the method of manufacturing a MOS ESD protection structure in SOI further comprises another step (H), which creates an intrinsic SOI MOS device at the top silicon film, containing a poly silicon gate, a source region and a drain region of.
- the ESD protection device connects to the body region of the SOI substrate directly, thereby the leakage current can exit down to the SOI substrate.
- the ESD protection device and the intrinsic MOS transistor in the active region are in the same plant via epitaxial process. As a result, the ESD device fabrication can easily be integrated with the existing IC process.
- a method of manufacturing a MOS ESD protection structure in SOI is provided in the second embodiment of the present invention, which is disclosed as follows:
- a silicon oxide buffer layer is grown on the top surface of the SOI substrate by thermal oxidation.
- the silicon oxide buffer helps with relieving the tensile stress between the top silicon film and a silicon nitride layer by the following process.
- a silicon nitride layer is deposited on the silicon dioxide buffer.
- the nitride layer protects the top silicon film from oxidation in the following process.
- a trench is opened up by a lithography process in the stack of film prepared in the first and second steps.
- the opening forms a region for fabricating an ESD protection cell.
- a first side-wall spacer is formed over the inside walls of the trench opening.
- the spacer isolates the ESD protection cell region from the intrinsic active structures.
- the method of forming the first side-wall spacer includes the following: First, grow an even layer of silicon dioxide inside the trench, and then etch the silicon dioxide layer anisotropically. Then grow an epitaxial silicon layer selectively inside the trench opening by a deposition technique, such as the chemical vapor deposition, plasma vapor deposition, and rapid thermal process, etc. The epitaxial silicon and the substrate silicon share similar crystalline silicon properties. And, Chemical-Mechanical Polishing process (CMP) is applied to smooth the surface of the top silicon film.
- CMP Chemical-Mechanical Polishing process
- an SOI MOS type ESD protection device including a gate, gate dielectric, a source and a drain, on the epitaxial silicon layer, and create an intrinsic SOI MOS type transistor on the top silicon film.
- the present invention relates to field effect transistor (MOS) type electrostatic discharge (ESD) protection structure in a silicon-on-insulator (SOI) substrate and its manufacturing method for the same.
- the method includes creating a MOS type ESD protection device on a semiconductor supporting substrate, located between an internal circuit and an input or output protection components.
- the ESD protection device protects the circuit from breakdowns of the internal components from excess current of external ESD events entering into internal circuit.
- This structure can prevent the ESD leakage current damaging components, and ensure the leakage current reaching the substrate body region in an ESD event. Otherwise the current will raise the active region potential and lead to ESD protection components easy breakdown, and then influence the intrinsic device performance.
- the manufacturing method is compatible with the SOI CMOS process, and will not damage the following process.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Thin Film Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Element Separation (AREA)
Abstract
The present invention discloses a MOS ESD protection device for SOI technology and a manufacturing method for the device. The MOS ESD protection device comprises: an epitaxial silicon layer grown on top of an SOI substrate; a first side-wall spacer disposed on both sides of the epitaxial silicon layer so as to isolate the ESD protection device from the intrinsic active structures; a source region and a drain region disposed respectively on two sides of the epitaxial silicon layer; a poly silicon gate and a gate dielectric formed on top of the epitaxial silicon layer; and a second side-wall spacer disposed on both sides of the poly silicon gate of . ESD leakage current passes down to the SOI substrate for protection. Because ESD protection device and intrinsic MOS transistor are located in the same plane, this fabrication process can be inserted in the current MOS process flow.
Description
- The present invention relates to the microelectronics and solid state electronics fields and more particularly to ESD protection device in SOI technology.
- CMOS devices fabricated on silicon-on-insulator (SOI) substrate provide higher speed and consume less power. And electrostatic discharge (ESD) protection for higher device reliability has to be considered in circuit design and applications. The semiconductor IC industry usually adopts a resistive ESD circuitry, containing often diodes as input or output protection elements. In addition, to prevent breakdowns of internal components caused by extra current flowing into the internal circuit from ESD events, a MOS type ESD structure is usually arranged between the internal circuit and external input or output. But, ESD's failure mechanisms in SOI process are quite different from those in a bulk silicon CMOS process. Therefore, a buried oxide layer (BOX) is often applied to physically isolate the semiconductor devices. However, BOX significantly changes ESD's failure mode and protection mechanism.
- MOS type ESD protection structure in SOI has been proposed. In the original structure, an ESD protection device and an intrinsic device are created in the same active region. The drawback of this original structure is that, in an ESD event, the leakage current can raise the electric potential of the intrinsic device in the active region, reinforce the floating body effect in the intrinsic SOI MOS device, and therefore impact the output characteristics of the intrinsic SOI MOS device. In an alternative structure, the ESD protection device and the intrinsic MOS device are separated by the shallow trench isolation (STI) process. The drawback of this structure is that, because of the isolation of BOX and STI, the ESD protection devices have low thermal dissipation capacity. In an ESD event, the ESD protection devices are easy to breakdown.
- There are generally two techniques to fabricate an ESD protection device which has sufficient protection strength. One technique is to increase area of ESD protection components or to increase the total number of ESD protection components, resulting in undesired increase in chip area. The other technique is to remove part of the top silicon film and buried oxide layer on the SOI substrate, and create a special ESD protection structure on the exposed body region of the SOI substrate. However, exposing a body region of the SOI substrate will impact the consequent fabrication process.
- There is a need for an effective ESD protection device which can be fabricated in a standard MOS process.
- Consistent with embodiments of the present invention, a MOS ESD protection structure in SOI is provided. In some embodiments, the MOS ESD protection structure includes an SOI substrate; an intrinsic active device and an ESD protection device formed over the SOI substrate side by side, the ESD protection device comprising: a trench formed in the SOI substrate; a first side-wall spacer disposed on the inside walls of the trench; an epitaxial silicon layer formed in the trench; a poly silicon gate formed on top of the epitaxial silicon; a gate dielectric disposed between the poly silicon gate and the epitaxial silicon layer; a source region and a drain region formed respectively on each side of gate; and a second side-wall spacer disposed on both sides of the poly silicon gate and the gate dielectric.
- Preferably, the SOI substrate from bottom up comprises a body layer, a buried oxide layer and a top silicon film.
- Preferably, the intrinsic active device is an intrinsic SOI MOS device, which comprises: a poly silicon gate formed on top of the SOI substrate; a gate dielectric disposed between the poly silicon gate of the SOI substrate; a source region and a drain region disposed respectively on each side of the poly silicon gate; a third side-wall spacer disposed on both sides of the poly silicon gate and the gate.
- Preferably, the top silicon film in the intrinsic active device ends at the first side-wall spacer on one side, and ends at a shallow trench isolation wall on the other side.
- Consistent with embodiments of the present invention, a method of manufacturing a MOS ESD is also provided. The method comprises steps of:
-
- (A) providing a SOI substrate comprising three layers, the first layer is a body layer, the second layer is a buried oxide layer and a top silicon film; and providing a buffer layer on the SOI substrate;
- (B) providing a silicon nitride layer on the buffer layer;
- (C) forming a trench from the silicon nitride layer into the SOI substrate for an ESD protection cell to reside in;
- (D) forming a first side-wall spacer on the inside walls of the trench to isolate the ESD protection cell region from intrinsic active structures;
- (E) generating an epitaxial silicon layer in the ESD protection cell region;
- (F) polishing the surface of the top silicon by the chemical mechanical polishing process;
- (G) providing an ESD protection device comprising a poly silicon gate, a source region, and a drain on the epitaxial silicon layer.
- Preferably, the method of forming a first side-wall spacer as follows: first, isotropic grow a layer of silicon dioxide based on step (C), and then anisotropic etch the silicon dioxide.
- Preferably, the method of manufacturing a MOS ESD protection structure in SOI further comprises a step (H), which is creating a poly silicon gate, a source region and a drain region of an intrinsic SOI MOS device at the top silicon film, thereby the obtain ESD protection structure is MOS type.
- The advantages of the present invention are listed as below. The ESD protection device connects to the body region of the SOI substrate directly, thereby the leakage current can down to the SOI substrate. Furthermore, the ESD protection device and the intrinsic MOS transistor in the active region are in the same plant via epitaxial process, in order to facilitate the follow-up process.
-
FIG. 1 is a cross sectional view of an SOI substrate. -
FIG. 2 is a cross sectional view of an ESD stack including a silicon dioxide buffer layer and a silicon nitride barrier layer grown on the SOI substrate according to one embodiment of the present invention. -
FIG. 3 is a cross sectional view of an ESD protection cell region and a silicon dioxide spacer fabricated in the ESD stack according to one embodiment of the present invention. -
FIG. 4 is a cross sectional view of an ESD protechion cell region which is epitaxially grown in the ESD stack of the SOI substrate according to one embodiment of the present invention. -
FIG. 5 is a cross sectional view of an exemplary ESD protection device and an intrinsic SOI MOS structure according to one embodiment of the present invention. -
TABLE 1 Summary of reference numbers in FIGS. 1-5 1 body region of the SOI substrate 2 buried oxide layer of the SOI substrate 3 top silicon film 4 silicon dioxide buffer layer 5 silicon nitride barrier layer 6 shallow trench isolation wall 7 silicon dioxide by isotropic growing 8 epitaxial silicon layer 9 ESD protection device 10 intrinsic SOI MOS structure 11 poly silicon gate of the ESD 12 source region and drain region of the protection device ESD protection device 13 second side-wall spacer of the ESD 14 silicon dioxide gate dielectric of the protection device ESD protection device 15 poly silicon of the intrinsic SOI 16 source region and drain region of the MOS structure intrinsic SOI MOS structure 17 third side-wall spacer of the 18 silicon dioxide gate dielectric of the intrinsic SOI MOS structure intrinsic SOI MOS structure 19 first side-wall spacer - The present invention is further explained in detail according to the accompanying drawings.
-
FIG. 5 illustrates the cross section of a MOS type ESD protection structure fabricated in an SOI stack consistent with the first embodiment of the present invention. The protection structure includes anESD protection device 9 which comprises an epitaxial silicon layer 8 contacting directly abody region 1 of an SOI substrate; a first side-wall spacer 19 disposed vertically on both sides of the epitaxial silicon layer 8 so as to isolate theESD protection device 9 from the intrinsicactive structure 10; apoly silicon gate 11 of theESD protection device 9 formed on top of the epitaxial silicon layer 8; a gate dielectric 14 disposed between thepoly silicon gate 11 and the epitaxial silicon layer 8; a source region and a drain region formed in the epitaxial silicon layer 8 on left and right ends of thegate 11; and a second side-wall spacer 13 disposed on both sides of thepoly silicon gate 11. The gate dielectric 14 is formed of materials, for example, silicon dioxide. - The ESD protection structure is built on a SOI substrate, and the SOI substrate from bottom up includes a
body region 1, a buriedoxide layer 2 and atop silicon film 3. The ESD protection structure further include an intrinsicSOI MOS device 10, which is isolated from theESD protection device 9 by the first side-wall spacer 19. The intrinsicSOI MOS device 10 has apoly silicon gate 15 formed on the central location over thesilicon film 3; a gate dielectric 18 disposed between thepoly silicon gate 15 and thetop silicon film 3; a source region and adrain region 16 disposed in thetop silicon film 3 and respectively at the left and right side ofgate 15; a third side-wall spacer 17 disposed on both sides of thepoly silicon gate 15 and gatedielectric layer 18. The gatedielectric layer 18 is formed of materials, for example, silicon dioxide. Thetop silicon film 3 in the intrinsicSOI MOS structure 10 is located next to a first side-wall spacer 19 on one side, and connects to a shallowtrench isolation wall 6 on the other side. - Referring to
FIGS. 1 through 5 , an exemplary method of fabricating a MOS ESD protection structure in SOI includes the following steps. - (A) A stack of SOI substrate is provided, including a
SOI body film 1, a buriedoxide layer 2 and atop silicon film 3 from bottom up, and a siliconoxide buffer layer 4 on the SOI substrate. A number of thin film growing techniques may be applied in forming the oxide films, for example, thermal oxidation, diffusion, RTP, PVD, CVD, MBE, etc. - (B) A
silicon nitride layer 5 is formed on thesilicon dioxide buffer 4 to complete a full-film stack. - (C) An opening in the full-film stack as an ESD
protection cell region 9 is formed by a lithography process, and the ESDprotection cell region 9 extends from thesilicon nitride layer 5 into the bottom of the buriedoxide layer 2. - (D) A first side-
wall spacer 19 is deposited in the opening in step (C) to provide isolation between the ESDprotection cell region 9 and the intrinsicactive structure 10. - (E) Grow an epitaxial silicon layer 8 is grown selectively in the ESD protection cell region by a film growing process, for example, CVD, PVD, RTP, etc.;
- (F) The full-film stack is polished down to the
top silicon film 3 by a polishing process, for example, the CMP (chemical-mechanical polishing). - (G) A
poly silicon gate 11,gate dielectric layer 12, a source region and adrain region 19 are formed over the epitaxial silicon layer 8. - The method of forming a first side-wall spacer is explained as follows: after an opening in the full-film is made in step (C), a layer of silicon dioxide is uniformly deposited inside the opening and the top surface containing the silicon dioxide and nitride is removed, by applying, for example, an anisotropic etch process, a polish process, etc.
- The method of manufacturing a MOS ESD protection structure in SOI further comprises another step (H), which creates an intrinsic SOI MOS device at the top silicon film, containing a poly silicon gate, a source region and a drain region of.
- In the present embodiment, the ESD protection device connects to the body region of the SOI substrate directly, thereby the leakage current can exit down to the SOI substrate. Moreover, the ESD protection device and the intrinsic MOS transistor in the active region are in the same plant via epitaxial process. As a result, the ESD device fabrication can easily be integrated with the existing IC process.
- A method of manufacturing a MOS ESD protection structure in SOI is provided in the second embodiment of the present invention, which is disclosed as follows:
- First, a silicon oxide buffer layer is grown on the top surface of the SOI substrate by thermal oxidation. The silicon oxide buffer helps with relieving the tensile stress between the top silicon film and a silicon nitride layer by the following process.
- Second, a silicon nitride layer is deposited on the silicon dioxide buffer. The nitride layer protects the top silicon film from oxidation in the following process.
- Third, a trench is opened up by a lithography process in the stack of film prepared in the first and second steps. The opening forms a region for fabricating an ESD protection cell.
- Next, a first side-wall spacer is formed over the inside walls of the trench opening. The spacer isolates the ESD protection cell region from the intrinsic active structures. The method of forming the first side-wall spacer includes the following: First, grow an even layer of silicon dioxide inside the trench, and then etch the silicon dioxide layer anisotropically. Then grow an epitaxial silicon layer selectively inside the trench opening by a deposition technique, such as the chemical vapor deposition, plasma vapor deposition, and rapid thermal process, etc. The epitaxial silicon and the substrate silicon share similar crystalline silicon properties. And, Chemical-Mechanical Polishing process (CMP) is applied to smooth the surface of the top silicon film. Thus, the MOS type ESD protection cell and the intrinsic MOS devices are separated. The ESD protection device electrically connects to the body region of the substrate directly, thereby, in an ESD event, the leakage current reaches down to the SOI substrate, and therefore the breakdown of the MOS type ESD protection cell by the heat of current can be avoided.
- Finally, create an SOI MOS type ESD protection device, including a gate, gate dielectric, a source and a drain, on the epitaxial silicon layer, and create an intrinsic SOI MOS type transistor on the top silicon film.
- The present invention relates to field effect transistor (MOS) type electrostatic discharge (ESD) protection structure in a silicon-on-insulator (SOI) substrate and its manufacturing method for the same. The method includes creating a MOS type ESD protection device on a semiconductor supporting substrate, located between an internal circuit and an input or output protection components. The ESD protection device protects the circuit from breakdowns of the internal components from excess current of external ESD events entering into internal circuit. This structure can prevent the ESD leakage current damaging components, and ensure the leakage current reaching the substrate body region in an ESD event. Otherwise the current will raise the active region potential and lead to ESD protection components easy breakdown, and then influence the intrinsic device performance. The manufacturing method is compatible with the SOI CMOS process, and will not damage the following process.
- The above description of the detailed embodiments are only to illustrate the preferred implementation according to the present invention, and it is not to limit the scope of the present invention, Accordingly, all modifications and variations completed by those with ordinary skill in the art should fall within the scope of present invention defined by the appended claims.
Claims (11)
1. A MOS ESD protection structure in SOI, comprising:
an SOI substrate;
an intrinsic active device and an ESD protection device formed over the SOI substrate side by side;
the ESD protection device comprising:
a trench formed in the SOI substrate;
a first side-wall spacer disposed on the inside walls of the trench;
an epitaxial silicon layer formed in the trench;
a poly silicon gate formed on top of the epitaxial silicon;
a gate dielectric disposed between the poly silicon gate and the epitaxial silicon layer;
a source region and a drain region formed respectively on each side of gate; and
a second side-wall spacer disposed on both sides of the poly silicon gate and the gate dielectric.
2. The MOS ESD protection structure in SOI of claim 1 , wherein the SOI substrate comprises a body layer, a buried oxide layer and a top silicon film.
3. The MOS ESD protection structure in SOI of claim 1 , wherein the intrinsic active device comprises:
a poly silicon gate formed on top of the SOI substrate;
a gate dielectric disposed between the poly silicon gate of the SOI substrate;
a source region and a drain region disposed respectively on each side of the poly silicon gate;
a third side-wall spacer disposed on both sides of the poly silicon gate and the gate.
4. The MOS ESD protection structure in SOI of claim 3 , wherein the top silicon film in the intrinsic active device ends at the first side-wall spacer on one side, and ends at a shallow trench isolation wall on the other side.
5. The MOS ESD protection structure in SOI of claim 1 , wherein the intrinsic active device is an intrinsic SOI MOS device.
6. A method of manufacturing a MOS ESD protection structure in SOI comprises steps of:
(A) providing a SOI substrate comprising three layers, the first layer is a body layer, the second layer is a buried oxide layer and a top silicon film; and providing a buffer layer on the SOI substrate;
(B) providing a silicon nitride layer on the buffer layer;
(C) forming a trench from the silicon nitride layer into the SOI substrate for an ESD protection cell to reside in;
(D) forming a first side-wall spacer on the inside walls of the trench to isolate the ESD protection cell region from intrinsic active structures;
(E) generating an epitaxial silicon layer in the ESD protection cell region;
(F) polishing the surface of the top silicon by the Chemical-Mechanical Polishing process;
(G) providing an ESD protection device comprising a poly silicon gate, a source region, and a drain on the epitaxial silicon layer.
7. The method of manufacturing a MOS ESD protection structure in SOI of claim 6 , wherein forming a first side-wall spacer as follows: isotropic grow a layer of silicon dioxide based on step (C) first, and then anisotropic etch the silicon dioxide.
8. The method of manufacturing a MOS ESD protection structure in SOI of claim 6 , further comprises a step (H), which is creating a poly silicon gate, a source region and a drain region of an intrinsic SOI MOS device at the top silicon film, thereby the obtain ESD protection structure is MOS type.
9. The method of manufacturing a MOS ESD protection structure in SOI of claim 6 , the buffer layer is a thermally grown silicon dioxide layer.
10. The method of manufacturing a MOS ESD protection structure in SOI of claim 6 , wherein the epitaxial silicon layer is generated from one or more of the processes comprising CVD, PVD, ALD (atomic layer deposition), MBE, and a rapid thermal process.
11. The method of manufacturing a MOS ESD protection structure in SOI of claim 6 , wherein polishing the top film comprises a chemical-mechanical polishing process.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2009102013310A CN102104048B (en) | 2009-12-17 | 2009-12-17 | MOS (Metal Oxide Semiconductor) type ESD (Electro-Static Discharge) protection structure for silicon on insulator technology and manufacturing method thereof |
CN200910201331.0 | 2009-12-17 | ||
PCT/CN2010/075160 WO2011072528A1 (en) | 2009-12-17 | 2010-07-14 | Mos-type esd protection structure for silicon-on-insulator technologies and method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110221002A1 true US20110221002A1 (en) | 2011-09-15 |
Family
ID=44156706
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/055,553 Abandoned US20110221002A1 (en) | 2009-12-17 | 2010-07-14 | Mos-type esd protection device in soi and manufacturing method thereof |
Country Status (3)
Country | Link |
---|---|
US (1) | US20110221002A1 (en) |
CN (1) | CN102104048B (en) |
WO (1) | WO2011072528A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150137255A1 (en) * | 2013-11-18 | 2015-05-21 | United Microelectronics Corp. | Semiconductor device |
CN111326568A (en) * | 2020-03-10 | 2020-06-23 | 苏州晶界半导体有限公司 | Nitride device with guard ring structure |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102915947B (en) * | 2012-10-09 | 2015-09-30 | 哈尔滨工程大学 | A kind of silicon on insulated substrate formation method for CMOS active pixel sensor |
CN104392992B (en) * | 2014-12-05 | 2017-04-19 | 中国科学院上海微系统与信息技术研究所 | Silicon-controlled rectifier ESD protective device structure based on SOI |
CN107039459A (en) * | 2016-02-03 | 2017-08-11 | 上海硅通半导体技术有限公司 | SOI and body silicon mixing crystal circle structure and preparation method thereof |
CN107887447B (en) * | 2017-11-09 | 2021-01-19 | 中国电子科技集团公司第五十五研究所 | Manufacturing method of MOS device |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5705839A (en) * | 1995-11-13 | 1998-01-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Gate spacer to control the base width of a lateral bipolar junction transistor using SOI technology |
US6541821B1 (en) * | 2000-12-07 | 2003-04-01 | Advanced Micro Devices, Inc. | SOI device with source/drain extensions and adjacent shallow pockets |
US20080036002A1 (en) * | 2006-08-09 | 2008-02-14 | Oki Electric Industry Co., Ltd. | Semiconductor device and method of fabricating semiconductor device |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5923067A (en) * | 1997-04-04 | 1999-07-13 | International Business Machines Corporation | 3-D CMOS-on-SOI ESD structure and method |
US7145204B2 (en) * | 2005-04-15 | 2006-12-05 | Texas Instruments Incorporated | Guardwall structures for ESD protection |
TW200739876A (en) * | 2005-10-06 | 2007-10-16 | Nxp Bv | Electrostatic discharge protection device |
DE102006053145B4 (en) * | 2005-11-14 | 2014-07-10 | Denso Corporation | Semiconductor device with separation region |
CN1964069A (en) * | 2006-11-15 | 2007-05-16 | 四川绵阳信益科技有限公司 | A vertical dual diffused MOS power device protected by polysilicon/crystalline silicon ESD structure |
CN101276788B (en) * | 2007-03-28 | 2012-05-23 | 中国科学院微电子研究所 | Method for improving electrostatic discharge protection performance of silicon circuit in insulators |
-
2009
- 2009-12-17 CN CN2009102013310A patent/CN102104048B/en not_active Expired - Fee Related
-
2010
- 2010-07-14 US US13/055,553 patent/US20110221002A1/en not_active Abandoned
- 2010-07-14 WO PCT/CN2010/075160 patent/WO2011072528A1/en active Application Filing
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5705839A (en) * | 1995-11-13 | 1998-01-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Gate spacer to control the base width of a lateral bipolar junction transistor using SOI technology |
US6541821B1 (en) * | 2000-12-07 | 2003-04-01 | Advanced Micro Devices, Inc. | SOI device with source/drain extensions and adjacent shallow pockets |
US20080036002A1 (en) * | 2006-08-09 | 2008-02-14 | Oki Electric Industry Co., Ltd. | Semiconductor device and method of fabricating semiconductor device |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150137255A1 (en) * | 2013-11-18 | 2015-05-21 | United Microelectronics Corp. | Semiconductor device |
US9564436B2 (en) * | 2013-11-18 | 2017-02-07 | United Microelectronics Corp. | Semiconductor device |
CN111326568A (en) * | 2020-03-10 | 2020-06-23 | 苏州晶界半导体有限公司 | Nitride device with guard ring structure |
Also Published As
Publication number | Publication date |
---|---|
WO2011072528A1 (en) | 2011-06-23 |
CN102104048A (en) | 2011-06-22 |
CN102104048B (en) | 2012-05-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN111566815B (en) | Three-dimensional memory device with backside source contact | |
CN111566816B (en) | Method for forming three-dimensional memory device with backside source contact | |
KR101229709B1 (en) | Forming inter-device sti regions and intra-devices sti regions using different dielectric materials | |
TWI416702B (en) | Separately strained n-channel and p-channel transistors | |
US7755140B2 (en) | Process charging and electrostatic damage protection in silicon-on-insulator technology | |
US20110221002A1 (en) | Mos-type esd protection device in soi and manufacturing method thereof | |
US7898032B2 (en) | Semiconductor device and a method of manufacturing the same | |
JPWO2005036638A1 (en) | Semiconductor substrate, semiconductor device, and method for manufacturing semiconductor substrate | |
TWI690025B (en) | Semiconductor-on-insulator (soi)substrate, method for forming thereof, and integrated circuit | |
US9773809B2 (en) | Systems and methods for a semiconductor structure having multiple semiconductor-device layers | |
KR101617544B1 (en) | Systems and methods for a semiconductor structure having multiple semiconductor-device layers | |
US8748985B2 (en) | Semiconductor structures with thinned junctions and methods of manufacture | |
US20150129932A1 (en) | Systems and methods for a semiconductor structure having multiple semiconductor-device layers | |
US8004067B2 (en) | Semiconductor apparatus | |
JP2023097349A (en) | Device and method for fabricating semiconductor device (backside power rails and power distribution network for density scaling) | |
US8354319B2 (en) | Integrated planar and multiple gate FETs | |
JP4452647B2 (en) | Semiconductor device | |
US10680065B2 (en) | Field-effect transistors with a grown silicon-germanium channel | |
JP2004047844A (en) | Semiconductor device and its manufacturing method | |
JP2011228596A (en) | Semiconductor device and manufacturing method thereof | |
JP6271982B2 (en) | Semiconductor device and manufacturing method thereof | |
US20080001188A1 (en) | SOI devices and methods for fabricating the same | |
US11031505B2 (en) | Transistor and its manufacturing process | |
US20220415926A1 (en) | Semiconductor structure and manufacturing method thereof | |
US20240096887A1 (en) | Multi-vt solution for replacement metal gate bonded stacked fet |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SHANGHAI INSTITUTE OF MICROSYSTEM AND INFORMATION Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, JING;LUO, JIEXIN;WU, QINGQING;AND OTHERS;SIGNING DATES FROM 20101125 TO 20101215;REEL/FRAME:025686/0736 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |