US20110197037A1 - Downgrade memory apparatus, and method for accessing a downgrade memory - Google Patents
Downgrade memory apparatus, and method for accessing a downgrade memory Download PDFInfo
- Publication number
- US20110197037A1 US20110197037A1 US13/092,379 US201113092379A US2011197037A1 US 20110197037 A1 US20110197037 A1 US 20110197037A1 US 201113092379 A US201113092379 A US 201113092379A US 2011197037 A1 US2011197037 A1 US 2011197037A1
- Authority
- US
- United States
- Prior art keywords
- sectors
- status information
- accessible
- downgrade memory
- block
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
- G11C29/26—Accessing multiple arrays
- G11C29/28—Dependent multiple arrays, e.g. multi-bit arrays
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/88—Masking faults in memories by using spares or by reconfiguring with partially good memories
Definitions
- the present invention relates to a downgrade memory apparatus and a method for accessing a downgrade memory. More particularly, the present invention relates to a downgrade memory apparatus capable of recording bad sectors in a block.
- memories may have some defects during manufacturing.
- the defected memories would be sifted out from qualified memories during a quality control process, and are not applied in markets.
- the defected memory is still used well by a specific procedure.
- the defected memory may as well include some defects as be reused. Such memory is called a downgrade memory.
- a downgrade memory may be dumped and the cost of products increases.
- some downgrade memories only have few defects and still good at most parts thereof.
- a downgrade memory may be designed to have 1 Giga bits, but actually only has 600 Mega bits accessible space. Once the downgrade memory is dumped, then the 600 Mega bits accessible space is wasted.
- the memory industry is desired to utility the downgrade memory by enhancing accessible resource of the downgrade memory to achieve well use of the defected memories and to decrease production cost.
- One aspect of this invention is to provide a method for accessing a downgrade memory.
- the downgrade memory By marking bad sectors of the downgrade memory, and accessing the downgrade memory with specific commands, the downgrade memory can be accessed by a host, thus, downgrade memory is still acceptable as a usable memory.
- the method is applied in a downgrade memory including a plurality of blocks, each block having a plurality of pages, and each page having a plurality of sectors, the downgrade memory having a plurality of non-accessible sectors.
- the method comprises the steps of: programming an initial write command to the blocks; generating status information by programming an initial read command to the blocks after the blocks have been written; marking at least one block as a special block having at least one of the non-accessible sectors in response to the status information for a follow-up accessing, wherein the status information indicates the at least one of the non-accessible sectors of the at least one block.
- Another aspect of this invention is to provide a method for accessing a downgrade memory.
- the method is applied in a downgrade memory including a plurality of blocks, each block having a plurality of pages, and each page having a plurality of sectors, the downgrade memory having a plurality of non-accessible sectors.
- the method comprises the steps of: parsing a write command corresponding to a special block having at least one of the non-accessible sectors; selecting at least one accessible sector according to status information of the special block; and programming the write command to the accessible sectors.
- the status information indicates at least one of the non-accessible sectors.
- the downgrade memory apparatus comprises at least one management unit and a controller.
- the management unit comprises a plurality of blocks, each block having a plurality of pages, and each page having a plurality of sectors.
- the sectors of the downgrade memory comprise a plurality of accessible sectors and a plurality of non-accessible sectors.
- the controller is configured to parse a write command corresponding to a special block, in which the special block has at least one of the non-accessible sectors.
- the controller is configured to select accessible sectors according to generate status information by programming an initial read command to the blocks, and mark at least one block as the special block in response to the status information; wherein the status information indicates at least one of the non-accessible sectors of the at least one block.
- the present invention makes the downgrade memory with non-accessible sectors available. Also, the present invention avoids abandoning downgrade memory and reduces cost.
- FIG. 1 illustrates a block diagram of a downgrade memory apparatus of the present invention
- FIG. 2 illustrates a schematic diagram of one block of the downgrade memory apparatus
- FIG. 3 illustrates an example of the write command for the downgrade memory apparatus
- FIG. 4 illustrates another embodiment of the present invention, which is a flow chart of a method for accessing a downgrade memory
- FIG. 5 illustrates a flow chart of operation of the downgrade memory when a write command is received by the downgrade memory from a host, after the downgrade memory is able for further accessing.
- FIG. 1 illustrates a block diagram of a downgrade memory apparatus 1 of the present invention.
- the downgrade memory apparatus 1 comprises a controller 11 , at least one management unit 13 , and a look-up table 15 .
- the management unit 13 comprises a plurality of blocks
- FIG. 2 illustrates a schematic diagram of one block 131 of the downgrade memory apparatus 1 .
- the block 131 has a plurality of pages 133 , and each page 133 has a plurality of sectors 135 .
- the downgrade memory may comprise a plurality of blocks but the blocks are not divided into management units. That is, the management unit is substantially designed to divide blocks into groups for convenient management, as the literal meaning, and is not intended to limit the present invention.
- the controller 11 is connected to the management unit 13 and the look-up table 15 .
- the block 131 is taken as an example. Please also refer to FIG. 2 , in which the block 131 has sixty-four pages, and each page has four sectors.
- the controller 11 is configured to program an initial write command 137 to each sector in the block 131 .
- the initial write command 137 is executed to write every sector of each page. More specifically, the initial write command 137 comprises a predetermined pattern, and the predetermined pattern includes data assigned to be written to each of the pages.
- the controller 11 is configured to program an initial read command 139 to read the sectors that have been written by the initial write command 137 , and to generate status information by comparing the predetermined pattern with read status of sectors in response to the initial read command 139 .
- the status information indicates bad sectors and/or qualified sectors, i.e. non-accessible sectors 1353 and/or accessible sectors 1351 , and the controller 11 then marks at least one block 131 as a special block having at least one of the non-accessible sectors 1353 in response to the status information. Additionally, the status information indicates the at least one of the non-accessible sectors of the at least one block. Then the controller 11 stores the status information into the look-up table 15 . It should be noted that, preferred condition of the special block only has a non-accessible sector.
- the downgrade memory apparatus 1 is assumed to have non-accessible sectors 1353 located in sector 1 of each page. That is, the block 131 includes a plurality of accessible sectors 1351 and a plurality of non-accessible sectors 1353 . It is easy to understand that once there are too many non-accessible sectors indicated by the status information, the downgrade memory apparatus 1 may be sifted out from qualified products.
- the ratio of non-accessible sectors 1353 for determining qualified product is not a limitation of the present invention.
- the controller 11 can know well distribution of accessible sectors 1351 by retrieving the status information.
- the status information is denoted as (1, 0, 1, 1) which comprises four bits to indicate status of four sectors, and (1, 0, 1, 1) indicates the sector 1 is a non-accessible sector 1353 and the other sectors 1351 are accessible sectors in the special block.
- the controller 11 parses a write command corresponding to the at least one special block, then selects accessible sectors 1351 according to the status information, and programs the write command to write the accessible sectors 1351 being selected in the special block.
- the controller 11 could select accessible sectors 1351 according to the status information of the special block first, and then parse a write command corresponding to the at least one special block, and program the write command to the accessible sectors 1351 being selected in the special block.
- the write command please refer to the following description.
- FIG. 3 illustrates an example of the write command for the downgrade memory apparatus 1 .
- the write command comprises a head portion 310 , a first addressing portion 311 , at least one list portion, and a tail portion 319 .
- the at least one list portion includes a first list portion 31 , a second list portion 32 , and a third list portion 33 .
- the first list portion 31 orderly comprises a linking portion 313 , a second portion 314 , and a data portion 3122 .
- the second list portion 32 orderly comprises a linking portion 315 , a second portion 316 , and a data portion 3123 .
- the third list portion 33 orderly comprises a linking portion 317 , a second portion 318 , and a data portion 3124 .
- the head portion 310 indicates the beginning of the write command.
- the first addressing portion 311 next to the head portion 310 indicates page address for being written with data.
- the first list portion 31 is adjacent to the first addressing portion.
- the second list portion 32 is adjacent to the first list portion 31 .
- the third list portion 33 is adjacent to the second list portion 32 .
- the tail portion 319 next to the third list portion 33 indicates end of the written command.
- the aforementioned list portions 31 , 32 , 33 generally carry sector address and data. Accordingly, the linking portions 313 , 315 , 317 are adapted to enable a random data input process for accessing sectors randomly.
- the second addressing portions 314 , 316 , 318 indicate sector address for being written with data.
- the data portions 3122 , 3123 , and 3124 are used for grouping the data.
- the linking portion 313 of the first list portion 31 is adjacent to the first addressing portion 311 ;
- the linking portion 315 of the second list portion 32 is adjacent to the data portion 3122 of the first list portion 31 ;
- the linking portion 317 of the third list portion 33 is adjacent to the data portion 3124 of the second list portion 32 .
- the tail portion 319 is adjacent to the data portion 3124 of the third list portion 33 .
- FIG. 3 illustrates the written command carrying data that would occupy three sectors. Since the written is executed with the downgrade memory apparatus 1 , the controller 11 has to insert linking portion 313 , 315 , and 317 into the written command. The controller 11 first parses the data carried in the written command, and determines that one page is needed for the data of the written command. Then the controller 11 selects three accessible sectors of the page. In this example, the controller 11 sequentially selects accessible sectors from the first page (ex. page 0).
- the controller 11 distributes the written command into four parts linking each other by the linking portions 313 , 315 , and 317 .
- Each linking portion 313 , 315 , and 317 is coupled with the second addressing portion 314 , 316 , and 318 respectively indicating accessible sectors of the page 0, and each of the second addressing portions 314 , 316 , and 318 is coupled with the data portion 3122 , 3123 , and 3124 respectively.
- the end portion 319 is coupled to the last data portion 3124 .
- the controller 11 programs the written command illustrated in FIG. 3 and writes the data into one page of the downgrade memory apparatus 1 .
- the first addressing portion 311 is adjacent to the head portion 310 of the write command may contain different contains.
- the head portion 310 is a serial data input command defined as 80 h
- the linking portions 313 , 315 and 317 are a random data input command defined as 85 h
- the tail portion 319 is a page program confirm command defined as 10 h, wherein 80 h, 85 h, and 10 h are industrial standards and widely accepted by memory manufacturers.
- FIG. 4 illustrates another embodiment of the present invention, which is a flow chart of a method for accessing a downgrade memory. The paragraphs that follow explain operation of the downgrade memory apparatus 1 and the method illustrated in FIG. 4 .
- Step 401 is executed to program an initial write command to the blocks of the downgrade memory apparatus 1 .
- the initial write command comprises a predetermined pattern, and the predetermined pattern includes data assigned to be written to each of the blocks.
- Step 402 is executed to generate status information by programming an initial read command to the blocks after the blocks have been written. More particularly, the Step 402 is executed to generate a read status in response to the initial read command, and compare the read status with the predetermined pattern to generate the status information. When there is any mismatch between the read status and the predetermined pattern, the status information would indicate the mismatch, representing that there is non-accessible sectors in the downgrade memory apparatus 1 .
- Step 403 is executed to mark at least one block having at least one of the non-accessible sectors in response to the status information, and the downgrade memory apparatus 1 is able for further accessing.
- FIG. 5 illustrates a flow chart of operation of the downgrade memory apparatus 1 when a write command is received by the downgrade memory apparatus 1 from a host, after the downgrade memory apparatus 1 is able for further accessing.
- Step 501 is executed to parse the write command corresponding to a special block having at least one of the non-accessible sectors.
- Step 502 is executed to select accessible sectors according to the status information of the special block.
- Step 503 is executed to program the write command to the accessible sectors.
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Storage Device Security (AREA)
- Memory System (AREA)
Abstract
A method for accessing a downgrade memory and a downgrade memory apparatus are provided. The downgrade memory apparatus comprises at least one management unit and a controller. The management unit comprises a plurality of blocks, each block having a plurality of pages, and each page having a plurality of sectors, the downgrade memory having a plurality of non-accessible sectors. The controller is configured to parse a write command corresponding to a special block, to select at least one accessible sector according to a status information of the special block and to program the write command to the special block, wherein the status information indicates at least one non-accessible sector in the special block. Thereby the method and the apparatus of downgrade memory may as well omit the non-accessible sectors as enhance the usage memory capacity in accordance with the status information.
Description
- This application is a Continuation Application of U.S. application Ser. No. 12/168,955 filed on Jul. 8, 2008, the disclosure of which is hereby incorporated by reference herein in its entirety.
- 1. Field of the Invention
- The present invention relates to a downgrade memory apparatus and a method for accessing a downgrade memory. More particularly, the present invention relates to a downgrade memory apparatus capable of recording bad sectors in a block.
- 2. Descriptions of the Related Art
- Usually, memories may have some defects during manufacturing. The defected memories would be sifted out from qualified memories during a quality control process, and are not applied in markets. However, the defected memory is still used well by a specific procedure. The defected memory may as well include some defects as be reused. Such memory is called a downgrade memory.
- The aforementioned defects including defected blocks that cannot be accessed, defected connection between elements of the memory, and etc. Once a memory is determined as a downgrade memory during manufacturing, the downgrade memory may be dumped and the cost of products increases. However, some downgrade memories only have few defects and still good at most parts thereof. For example, a downgrade memory may be designed to have 1 Giga bits, but actually only has 600 Mega bits accessible space. Once the downgrade memory is dumped, then the 600 Mega bits accessible space is wasted.
- Therefore, the memory industry is desired to utility the downgrade memory by enhancing accessible resource of the downgrade memory to achieve well use of the defected memories and to decrease production cost.
- One aspect of this invention is to provide a method for accessing a downgrade memory. By marking bad sectors of the downgrade memory, and accessing the downgrade memory with specific commands, the downgrade memory can be accessed by a host, thus, downgrade memory is still acceptable as a usable memory. The method is applied in a downgrade memory including a plurality of blocks, each block having a plurality of pages, and each page having a plurality of sectors, the downgrade memory having a plurality of non-accessible sectors. The method comprises the steps of: programming an initial write command to the blocks; generating status information by programming an initial read command to the blocks after the blocks have been written; marking at least one block as a special block having at least one of the non-accessible sectors in response to the status information for a follow-up accessing, wherein the status information indicates the at least one of the non-accessible sectors of the at least one block.
- Another aspect of this invention is to provide a method for accessing a downgrade memory. By marking bad sectors of the downgrade memory, and accessing the downgrade memory with specific commands, the downgrade memory can be accessed by a host, thus, downgrade memory is still acceptable as a usable memory. The method is applied in a downgrade memory including a plurality of blocks, each block having a plurality of pages, and each page having a plurality of sectors, the downgrade memory having a plurality of non-accessible sectors. The method comprises the steps of: parsing a write command corresponding to a special block having at least one of the non-accessible sectors; selecting at least one accessible sector according to status information of the special block; and programming the write command to the accessible sectors. The status information indicates at least one of the non-accessible sectors.
- Yet a further aspect of this invention is to provide a downgrade memory apparatus. The downgrade memory apparatus comprises at least one management unit and a controller. The management unit comprises a plurality of blocks, each block having a plurality of pages, and each page having a plurality of sectors. The sectors of the downgrade memory comprise a plurality of accessible sectors and a plurality of non-accessible sectors. The controller is configured to parse a write command corresponding to a special block, in which the special block has at least one of the non-accessible sectors. The controller is configured to select accessible sectors according to generate status information by programming an initial read command to the blocks, and mark at least one block as the special block in response to the status information; wherein the status information indicates at least one of the non-accessible sectors of the at least one block.
- The present invention makes the downgrade memory with non-accessible sectors available. Also, the present invention avoids abandoning downgrade memory and reduces cost.
- The detailed technology and preferred embodiments implemented for the subject invention are described in the following paragraphs accompanying the appended drawings for people skilled in this field to well appreciate the features of the claimed invention.
-
FIG. 1 illustrates a block diagram of a downgrade memory apparatus of the present invention; -
FIG. 2 illustrates a schematic diagram of one block of the downgrade memory apparatus; -
FIG. 3 illustrates an example of the write command for the downgrade memory apparatus; -
FIG. 4 illustrates another embodiment of the present invention, which is a flow chart of a method for accessing a downgrade memory; and -
FIG. 5 illustrates a flow chart of operation of the downgrade memory when a write command is received by the downgrade memory from a host, after the downgrade memory is able for further accessing. - Hereinafter, exemplary embodiments of the present invention will be described in detail with reference to the attached drawings.
- In the descriptions that follow, the present invention will be described in reference to embodiments that mark bad sectors of a downgrade memory and access the downgrade memory with specific commands to make the downgrade memory able to be accessed by a host, thus, the downgrade memory is still acceptable as a usable memory. However, embodiments of the invention are not limited to any particular environment, application or implementation. Therefore, the descriptions of the embodiments that follow are for purposes of illustration and not limitation.
-
FIG. 1 illustrates a block diagram of adowngrade memory apparatus 1 of the present invention. Thedowngrade memory apparatus 1 comprises acontroller 11, at least onemanagement unit 13, and a look-up table 15. Themanagement unit 13 comprises a plurality of blocks, andFIG. 2 illustrates a schematic diagram of oneblock 131 of thedowngrade memory apparatus 1. Theblock 131 has a plurality ofpages 133, and eachpage 133 has a plurality ofsectors 135. In other embodiments, the downgrade memory may comprise a plurality of blocks but the blocks are not divided into management units. That is, the management unit is substantially designed to divide blocks into groups for convenient management, as the literal meaning, and is not intended to limit the present invention. - The
controller 11 is connected to themanagement unit 13 and the look-up table 15. To further explain operation of thecontroller 11, theblock 131 is taken as an example. Please also refer toFIG. 2 , in which theblock 131 has sixty-four pages, and each page has four sectors. Thecontroller 11 is configured to program aninitial write command 137 to each sector in theblock 131. Theinitial write command 137 is executed to write every sector of each page. More specifically, theinitial write command 137 comprises a predetermined pattern, and the predetermined pattern includes data assigned to be written to each of the pages. Then, thecontroller 11 is configured to program aninitial read command 139 to read the sectors that have been written by theinitial write command 137, and to generate status information by comparing the predetermined pattern with read status of sectors in response to theinitial read command 139. The status information indicates bad sectors and/or qualified sectors, i.e. non-accessiblesectors 1353 and/oraccessible sectors 1351, and thecontroller 11 then marks at least oneblock 131 as a special block having at least one of the non-accessiblesectors 1353 in response to the status information. Additionally, the status information indicates the at least one of the non-accessible sectors of the at least one block. Then thecontroller 11 stores the status information into the look-up table 15. It should be noted that, preferred condition of the special block only has a non-accessible sector. - In this embodiment, the
downgrade memory apparatus 1 is assumed to havenon-accessible sectors 1353 located insector 1 of each page. That is, theblock 131 includes a plurality ofaccessible sectors 1351 and a plurality ofnon-accessible sectors 1353. It is easy to understand that once there are too many non-accessible sectors indicated by the status information, thedowngrade memory apparatus 1 may be sifted out from qualified products. The ratio ofnon-accessible sectors 1353 for determining qualified product is not a limitation of the present invention. - After the
controller 11 has executed theinitial write command 137 and theinitial read command 139, thecontroller 11 can know well distribution ofaccessible sectors 1351 by retrieving the status information. For example, the status information is denoted as (1, 0, 1, 1) which comprises four bits to indicate status of four sectors, and (1, 0, 1, 1) indicates thesector 1 is anon-accessible sector 1353 and theother sectors 1351 are accessible sectors in the special block. When thecontroller 11 operates to write data into thedowngrade memory apparatus 1, thecontroller 11 parses a write command corresponding to the at least one special block, then selectsaccessible sectors 1351 according to the status information, and programs the write command to write theaccessible sectors 1351 being selected in the special block. Alternatively, thecontroller 11 could selectaccessible sectors 1351 according to the status information of the special block first, and then parse a write command corresponding to the at least one special block, and program the write command to theaccessible sectors 1351 being selected in the special block. As for description of the write command, please refer to the following description. -
FIG. 3 illustrates an example of the write command for thedowngrade memory apparatus 1. Generally, the write command comprises ahead portion 310, a first addressingportion 311, at least one list portion, and atail portion 319. In this example, the at least one list portion includes afirst list portion 31, asecond list portion 32, and athird list portion 33. Thefirst list portion 31 orderly comprises a linkingportion 313, asecond portion 314, and adata portion 3122. Thesecond list portion 32 orderly comprises a linkingportion 315, asecond portion 316, and adata portion 3123. Thethird list portion 33 orderly comprises a linkingportion 317, asecond portion 318, and adata portion 3124. - The
head portion 310 indicates the beginning of the write command. The first addressingportion 311 next to thehead portion 310 indicates page address for being written with data. Thefirst list portion 31 is adjacent to the first addressing portion. Thesecond list portion 32 is adjacent to thefirst list portion 31. Thethird list portion 33 is adjacent to thesecond list portion 32. Thetail portion 319 next to thethird list portion 33 indicates end of the written command. Theaforementioned list portions portions portions data portions portion 313 of thefirst list portion 31 is adjacent to the first addressingportion 311; the linkingportion 315 of thesecond list portion 32 is adjacent to thedata portion 3122 of thefirst list portion 31; the linkingportion 317 of thethird list portion 33 is adjacent to thedata portion 3124 of thesecond list portion 32. Finally, thetail portion 319 is adjacent to thedata portion 3124 of thethird list portion 33. - In the
downgrade memory apparatus 1,sector 1 of each page is determined as thenon-accessible sectors 1353, therefore, each page only has threeaccessible sectors 1351, as shown inFIG. 2 .FIG. 3 illustrates the written command carrying data that would occupy three sectors. Since the written is executed with thedowngrade memory apparatus 1, thecontroller 11 has to insert linkingportion controller 11 first parses the data carried in the written command, and determines that one page is needed for the data of the written command. Then thecontroller 11 selects three accessible sectors of the page. In this example, thecontroller 11 sequentially selects accessible sectors from the first page (ex. page 0). Then thecontroller 11 distributes the written command into four parts linking each other by the linkingportions portion portion page 0, and each of the second addressingportions data portion end portion 319 is coupled to thelast data portion 3124. - Then, the
controller 11 programs the written command illustrated inFIG. 3 and writes the data into one page of thedowngrade memory apparatus 1. For different memory standards, the first addressingportion 311 is adjacent to thehead portion 310 of the write command may contain different contains. In this embodiment, thehead portion 310 is a serial data input command defined as 80 h, the linkingportions tail portion 319 is a page program confirm command defined as 10 h, wherein 80 h, 85 h, and 10 h are industrial standards and widely accepted by memory manufacturers. -
FIG. 4 illustrates another embodiment of the present invention, which is a flow chart of a method for accessing a downgrade memory. The paragraphs that follow explain operation of thedowngrade memory apparatus 1 and the method illustrated inFIG. 4 . - At first,
Step 401 is executed to program an initial write command to the blocks of thedowngrade memory apparatus 1. More specifically, the initial write command comprises a predetermined pattern, and the predetermined pattern includes data assigned to be written to each of the blocks. Then, Step 402 is executed to generate status information by programming an initial read command to the blocks after the blocks have been written. More particularly, the Step 402 is executed to generate a read status in response to the initial read command, and compare the read status with the predetermined pattern to generate the status information. When there is any mismatch between the read status and the predetermined pattern, the status information would indicate the mismatch, representing that there is non-accessible sectors in thedowngrade memory apparatus 1. Then Step 403 is executed to mark at least one block having at least one of the non-accessible sectors in response to the status information, and thedowngrade memory apparatus 1 is able for further accessing. -
FIG. 5 illustrates a flow chart of operation of thedowngrade memory apparatus 1 when a write command is received by thedowngrade memory apparatus 1 from a host, after thedowngrade memory apparatus 1 is able for further accessing. First,Step 501 is executed to parse the write command corresponding to a special block having at least one of the non-accessible sectors. Then Step 502 is executed to select accessible sectors according to the status information of the special block. Then Step 503 is executed to program the write command to the accessible sectors. - The above disclosures are related to the detailed technical contents and inventive features thereof. People skilled in this field may proceed with a variety of modifications and replacements based on the disclosures and suggestions of the invention as described without departing from the characteristics thereof. Nevertheless, although such modifications and replacements are not fully disclosed in the above descriptions, they have substantially been covered in the following claims as appended.
Claims (14)
1. A method for accessing a downgrade memory including a plurality of blocks, each block having a plurality of pages, and each page having a plurality of sectors, the downgrade memory having a plurality of non-accessible sectors, the method comprising the steps of:
programming an initial write command to the blocks;
generating status information by programming an initial read command to the blocks after the blocks have been written; and
marking at least one block as a special block having at least one of the non-accessible sectors in response to the status information for a follow-up accessing, wherein the status information indicates the at least one of the non-accessible sectors of the at least one block.
2. The method according to claim 1 , wherein the initial write command comprises a predetermined pattern.
3. The method according to claim 2 , wherein the predetermined pattern includes data assigned to be written to each of the pages.
4. The method according to claim 2 , wherein the status information is generated by comparing the predetermined pattern with read status of sectors in response to the initial read command.
5. The method according to claim 1 , wherein accessible sectors are selected in accordance with the status information
6. A method for accessing a downgrade memory including a plurality of blocks, each block having a plurality of pages, and each page having a plurality of sectors, the downgrade memory having a plurality of non-accessible sectors, the method comprising the steps of:
parsing a write command corresponding to a special block having at least one of the non-accessible sectors;
selecting accessible sectors according to status information of the special block; and
programming the write command to the accessible sectors, wherein the status information indicates at least one of the non-accessible sectors of the blocks.
7. The method according to claim 6 , wherein the write command comprises a predetermined pattern.
8. The method according to claim 7 , wherein the predetermined pattern includes data assigned to be written to each of the pages.
9. The method according to claim 7 , wherein the status information is generated by comparing the predetermined pattern with read status of sectors in response to the initial read command.
10. A downgrade memory apparatus, comprising:
at least one management unit, comprising a plurality of blocks, each block having a plurality of pages, and each page having a plurality of sectors, wherein the sectors of the downgrade memory comprise a plurality of accessible sectors and a plurality of non-accessible sectors; and
a controller, being configured to:
generate status information by programming an initial read command to the blocks; and
mark at least one block as a special block having at least one of the non-accessible sectors in response to the status information, wherein the status information indicates at least one of the non-accessible sectors of the blocks.
11. The downgrade memory apparatus in accordance with claim 10 , wherein the controller is further configured to program an initial write command to the plurality of blocks, the initial write command comprising a predetermined pattern.
12. The downgrade memory apparatus in accordance with claim 11 wherein the predetermined pattern includes data assigned to be written to each of the pages.
13. The downgrade memory apparatus in accordance with claim 11 , wherein the controller is further configured to generate the status information by comparing the predetermined pattern with read status of sectors in response to the initial read command.
14. The downgrade memory apparatus in accordance with claim 10 , wherein the controller is further configured to select accessible sectors in accordance with the status information.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/092,379 US20110197037A1 (en) | 2008-07-08 | 2011-04-22 | Downgrade memory apparatus, and method for accessing a downgrade memory |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/168,955 US7971007B2 (en) | 2008-07-08 | 2008-07-08 | Downgrade memory apparatus, and method for accessing a downgrade memory |
US13/092,379 US20110197037A1 (en) | 2008-07-08 | 2011-04-22 | Downgrade memory apparatus, and method for accessing a downgrade memory |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/168,955 Continuation US7971007B2 (en) | 2008-07-08 | 2008-07-08 | Downgrade memory apparatus, and method for accessing a downgrade memory |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110197037A1 true US20110197037A1 (en) | 2011-08-11 |
Family
ID=41506161
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/168,955 Active 2029-09-09 US7971007B2 (en) | 2008-07-08 | 2008-07-08 | Downgrade memory apparatus, and method for accessing a downgrade memory |
US13/092,379 Abandoned US20110197037A1 (en) | 2008-07-08 | 2011-04-22 | Downgrade memory apparatus, and method for accessing a downgrade memory |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/168,955 Active 2029-09-09 US7971007B2 (en) | 2008-07-08 | 2008-07-08 | Downgrade memory apparatus, and method for accessing a downgrade memory |
Country Status (3)
Country | Link |
---|---|
US (2) | US7971007B2 (en) |
CN (1) | CN101625662B (en) |
TW (1) | TWI384486B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI486764B (en) * | 2009-10-30 | 2015-06-01 | Silicon Motion Inc | Data storage device, controller, and method for data access of a downgrade memory |
CN105989899B (en) * | 2015-03-05 | 2019-04-02 | 旺宏电子股份有限公司 | Memory repair method and its application element |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5488578A (en) * | 1993-09-03 | 1996-01-30 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device including bit check function and testing method using the same |
US5589998A (en) * | 1994-12-22 | 1996-12-31 | International Business Machines Corporation | Cylinder address storage in multiple servo sectors of a track |
US6446177B1 (en) * | 1998-10-05 | 2002-09-03 | Kabushiki Kaisha Toshiba | Memory system |
US6477672B1 (en) * | 1998-09-21 | 2002-11-05 | Advantest Corporation | Memory testing apparatus |
US20020188814A1 (en) * | 2001-06-08 | 2002-12-12 | Kenji Saito | Non-volatile storage device and rewrite control method thereof |
US6550023B1 (en) * | 1998-10-19 | 2003-04-15 | Hewlett Packard Development Company, L.P. | On-the-fly memory testing and automatic generation of bitmaps |
US20040213045A1 (en) * | 2003-04-25 | 2004-10-28 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit device |
US20050005057A1 (en) * | 2003-07-04 | 2005-01-06 | Chih-Hung Wang | [nonvolatile memory unit with page cache] |
US20050073884A1 (en) * | 2003-10-03 | 2005-04-07 | Gonzalez Carlos J. | Flash memory data correction and scrub techniques |
US20050144516A1 (en) * | 2003-12-30 | 2005-06-30 | Gonzalez Carlos J. | Adaptive deterministic grouping of blocks into multi-block units |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3631277B2 (en) * | 1995-01-27 | 2005-03-23 | 株式会社日立製作所 | Memory module |
US6000048A (en) * | 1996-08-14 | 1999-12-07 | Cirrus Logic, Inc. | Combined logic and memory circuit with built-in memory test |
US5937434A (en) * | 1997-02-14 | 1999-08-10 | Intel Corporation | Method of managing a symmetrically blocked nonvolatile memory having a bifurcated storage architecture |
TW477932B (en) * | 1999-03-23 | 2002-03-01 | Ibm | Memory defragmentation in chipcards |
US6931497B2 (en) * | 2003-01-09 | 2005-08-16 | Emulex Design & Manufacturing Corporation | Shared memory management utilizing a free list of buffer indices |
TW586120B (en) * | 2003-02-07 | 2004-05-01 | Ting-Jin Wu | Management system for defective memory |
KR100689436B1 (en) * | 2004-11-19 | 2007-03-08 | 삼성전자주식회사 | Method for access to data sector and management bad sector in mobile phone's hdd |
US7277337B1 (en) * | 2006-09-25 | 2007-10-02 | Kingston Technology Corp. | Memory module with a defective memory chip having defective blocks disabled by non-multiplexed address lines to the defective chip |
-
2008
- 2008-07-08 US US12/168,955 patent/US7971007B2/en active Active
- 2008-09-15 TW TW097135345A patent/TWI384486B/en active
- 2008-11-18 CN CN2008101767814A patent/CN101625662B/en active Active
-
2011
- 2011-04-22 US US13/092,379 patent/US20110197037A1/en not_active Abandoned
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5488578A (en) * | 1993-09-03 | 1996-01-30 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device including bit check function and testing method using the same |
US5589998A (en) * | 1994-12-22 | 1996-12-31 | International Business Machines Corporation | Cylinder address storage in multiple servo sectors of a track |
US6477672B1 (en) * | 1998-09-21 | 2002-11-05 | Advantest Corporation | Memory testing apparatus |
US6446177B1 (en) * | 1998-10-05 | 2002-09-03 | Kabushiki Kaisha Toshiba | Memory system |
US6550023B1 (en) * | 1998-10-19 | 2003-04-15 | Hewlett Packard Development Company, L.P. | On-the-fly memory testing and automatic generation of bitmaps |
US20020188814A1 (en) * | 2001-06-08 | 2002-12-12 | Kenji Saito | Non-volatile storage device and rewrite control method thereof |
US20040213045A1 (en) * | 2003-04-25 | 2004-10-28 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit device |
US20050005057A1 (en) * | 2003-07-04 | 2005-01-06 | Chih-Hung Wang | [nonvolatile memory unit with page cache] |
US20050073884A1 (en) * | 2003-10-03 | 2005-04-07 | Gonzalez Carlos J. | Flash memory data correction and scrub techniques |
US20050144516A1 (en) * | 2003-12-30 | 2005-06-30 | Gonzalez Carlos J. | Adaptive deterministic grouping of blocks into multi-block units |
Also Published As
Publication number | Publication date |
---|---|
US20100011173A1 (en) | 2010-01-14 |
CN101625662B (en) | 2012-07-04 |
US7971007B2 (en) | 2011-06-28 |
CN101625662A (en) | 2010-01-13 |
TW201003659A (en) | 2010-01-16 |
TWI384486B (en) | 2013-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20210011629A1 (en) | Memory device | |
US6931509B2 (en) | Address mapping in solid state storage device | |
US7404031B2 (en) | Memory card, nonvolatile semiconductor memory, and method of controlling semiconductor memory | |
US8667348B2 (en) | Data writing method for non-volatile memory module and memory controller and memory storage apparatus using the same | |
US20100161887A1 (en) | Storage device, control method thereof, and electronic device using storage device | |
US20120246394A1 (en) | Flash Memory Device and Data Writing Method for a Flash Memory | |
US10185662B2 (en) | Methods for reprogramming data and apparatuses using the same | |
US20080282120A1 (en) | Memory structure, repair system and method for testing the same | |
US20110016261A1 (en) | Parallel processing architecture of flash memory and method thereof | |
JP5080501B2 (en) | Test apparatus and test method | |
US20160283367A1 (en) | Data storage device and data accessing method thereof | |
US7971007B2 (en) | Downgrade memory apparatus, and method for accessing a downgrade memory | |
US20190347037A1 (en) | Data storage apparatus and system information programming method therefor | |
JP6131357B1 (en) | Semiconductor memory device and address control method thereof | |
US8151150B2 (en) | Data storage device and method for writing test data to a memory | |
US8423819B2 (en) | Data storage device, controller, and data access method for a downgrade memory | |
CN104252420A (en) | Data writing method and memory system | |
US6502216B1 (en) | Memory device testing apparatus | |
US7200771B2 (en) | Relocation batch processing for disk drives | |
US8254204B2 (en) | Burst address generator and test apparatus including the same | |
US20020083291A1 (en) | Nonvolatile semiconductor memory | |
US20090055574A1 (en) | NAND Flash Memory Device And Related Method Thereof | |
CN111694759B (en) | Flash memory management method and flash memory | |
US9824029B2 (en) | Memory device and operation method of the same | |
US20090271565A1 (en) | Method of processing hard disk drive |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |