US20110013046A1 - Solid-state imaging apparatus and imaging system - Google Patents
Solid-state imaging apparatus and imaging system Download PDFInfo
- Publication number
- US20110013046A1 US20110013046A1 US12/920,617 US92061709A US2011013046A1 US 20110013046 A1 US20110013046 A1 US 20110013046A1 US 92061709 A US92061709 A US 92061709A US 2011013046 A1 US2011013046 A1 US 2011013046A1
- Authority
- US
- United States
- Prior art keywords
- solid
- circuit
- imaging apparatus
- state imaging
- conversion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/1205—Multiplexed conversion systems
- H03M1/123—Simultaneous, i.e. using one converter per channel but with common control or reference circuits for multiple converters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/14—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit
- H03M1/16—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit with scale factor modification, i.e. by changing the amplification between the steps
- H03M1/162—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit with scale factor modification, i.e. by changing the amplification between the steps the steps being performed sequentially in a single stage, i.e. recirculation type
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/50—Analogue/digital converters with intermediate conversion to time interval
- H03M1/56—Input signal compared with linear ramp
Definitions
- the present invention relates to a solid-state imaging apparatus to be used for a scanner, a video camera, a digital still camera, and the like.
- CMOS image sensor has been widely used for a digital camera, a digital camcorder, a camera unit for a portable telephone, and the like. Owing to the requirements of the reduction of the number of parts, the reduction of power consumption, and the like, a CMOS image sensor incorporating A/D conversion circuits has been researched.
- As a format of the CMOS image sensor there is a format called a column A/D providing an A/D conversion circuit to each column of a pixel arrangement.
- Various A/D conversion formats have been proposed to be used for the column A/D, and among them integration type A/D conversion formats disclosed in Japanese Patent Application Laid-Open Publications No. 2002-232291 and No. 2005-348325 are known.
- the conversion time becomes proportional to 2 ⁇ 2 N/2 , and the method has a feature capable of shortening the conversion time in comparison with, for example, the format of comparing an input signal with a triangular wave.
- the A/D conversion format disclosed in Japanese Patent Application Laid-Open No. 2005-348325 performs an A/D conversion by holding a signal from a pixel in a storage unit, followed by charging and discharging by a fixed signal. Since the A/D conversion format disclosed in Japanese Patent Application Laid-Open No. 2005-348325 also performs an A/D conversion in two stages of the higher order bits and the lower order bits, the A/D conversion format can shorten the time necessary for the A/D conversion in comparison with that of the conversion format of comparing an input signal with a triangular wave.
- the unit integration quantity for the higher order bit conversion is ideally required to be 64 times as large as the unit integration quantity for the lower order bit conversion, but an error is caused owing to the relative accuracy of the elements constituting the circuit and the like in the actual circuit.
- the relative accuracy of the elements is affected by, for example, dispersion that occurs when manufacturing the elements.
- FIG. 8 cites FIG. 5 of Japanese Patent Application Laid-Open No. 2002-232291. Some of the reference numerals are deleted for simplification.
- the A/D converter illustrated in FIG. 8 amplifies a signal Vc 1 , which is a signal changing in a staircase wave, at the gain of C 5 /C 4 for the higher order bit conversion, and on the other hand amplifies a signal Vc 2 , which has the same gradient as that of the signal Vc 1 and the reverse polarity to that of the signal Vc 1 , at the gain of C 6 /C 4 for the lower order bit conversion.
- the unit integration quantity for higher order bit conversion is C 5 /C 6 times as large as the unit integration quantity for the lower order bit conversion.
- the capacitor elements C 5 and C 6 are ones being different at each column, the relative accuracy of the capacitor elements C 5 and C 6 is different in each column. Thereby, it is conceivable that the value C 5 /C 6 is slightly different at each column. In particular, if the column widths of a pixel arrangement are reduced in association with the reduction of pixel sizes, then the sizes of the capacitor elements able to implement within the columns, that is, capacitor values, become smaller, and consequently the relative accuracy of the capacitor elements generally become worse. If the error of the ratio of the unit integration quantity for the higher order bit conversion to the unit integration quantity for the lower order bit conversion between columns becomes nonnegligible to the required accuracy of linearity, the necessity of storing a correction coefficient into each column and executing correction operations arises. This causes the problem in which linearity correction processing becomes a very large load especially in the case where the number of conversion bits increase.
- FIG. 9 is a citation of FIG. 6 of Japanese Patent Application Laid-Open No. 2005-348325. Reference numerals are newly added for the sake of a description.
- a current based on the potential difference between a fixed voltage V_DE 1 or V_DE 2 and the electric potential at the inverting input terminal ( ⁇ ) of an operational amplifier Amp, and the magnitude of a resistance R flows through the resistance R.
- the electric potential at the inverting input terminal of the operational amplifier Amp ideally becomes equal to the electric potential at the non-inverting input terminal (+) thereof owing to the imaginary ground thereof.
- the two input terminals of the operational amplifier Amp have different electric potential since the characteristics of the elements constituting the operational amplifier Amp are not necessarily ideal. Therefore, the difference appears as an offset. That is, the ideal integration is not performed due to the offset caused by the elements constituting the operational amplifier Amp.
- the solid-state imaging apparatus of the present invention provides the solid-state imaging apparatus settling the aforesaid problems and an imaging system using the solid-state imaging apparatus.
- the solid-state imaging apparatus of an aspect of the present invention is a solid-state imaging apparatus comprising: a pixel region including a plurality of pixels arranged in a matrix, each pixel outputting an analog signal; a plurality of A/D conversion circuits, each arranged correspondingly to each column of the plurality of pixels for A/D converting the analog signal into a digital signal, wherein the solid-state imaging apparatus comprises a reference signal generating circuit for supplying, commonly to the plurality of A/D conversion circuits, at least two reference signals of which signal levels change toward different directions of electric potential, and the A/D conversion circuit comprises: an amplifier; an input capacitor having one terminal receiving the analog signal and the reference signal supplied from the reference signal generating circuit, and the other terminal connected to one input terminal of the amplifier; a feedback capacitor connected between the one input terminal and an output terminal of the amplifier; a comparator for comparing, with a comparing level, an output from the output terminal of the amplifier; and a connection capacitor having one terminal connected to the output terminal of the amplifier, and the
- the accuracy of the linearity of the A/D converter can be heightened, and can reduce the deterioration of the accuracy of the A/D conversion of the A/D converter owing to the influence of an offset even if the resolution of the A/D converter is heightened.
- FIG. 1A is a block diagram of a solid-state imaging apparatus according to a first embodiment of the present invention.
- FIG. 1B is a diagram illustrating a part of the equivalent circuit of the solid-state imaging apparatus.
- FIG. 2 is an equivalent circuit diagram of a unit pixel of the solid-state imaging apparatus according to the first and second embodiments of the present invention.
- FIGS. 3A and 3B are timing charts of the solid-state imaging apparatus according to the first embodiment of the present invention.
- FIG. 4 is an equivalent circuit diagram of a reference signal generation circuit according to the first embodiment of the present invention.
- FIG. 5A is a block diagram of a solid-state imaging apparatus according to the second embodiment of the present invention.
- FIG. 5B is a diagram illustrating a part of the equivalent circuit of the solid-state imaging apparatus.
- FIG. 6 is a timing char of the solid-state imaging apparatus according to the second embodiment of the present invention.
- FIG. 7 is a diagram illustrating a configuration example of an imaging system according to a third embodiment.
- FIG. 8 is a circuit diagram illustrating an A/D conversion unit according to Japanese Patent Application Laid-Open No. 2002-232291.
- FIG. 9 is a diagram citing FIG. 6 of Japanese Patent Application Laid-Open No. 2005-348325.
- the solid-state imaging apparatus 1 includes a pixel region, in which a plurality of pixels 100 are arranged in a matrix, and the pixels 100 each has the configuration illustrated by the equivalent circuit of FIG. 2 .
- Signals output from the pixels 100 are input to column read out circuits 124 provided in respective columns as analog signals through vertical output lines 106 .
- Each of the plurality of column read out circuits 124 includes an A/D conversion circuit including an integrator circuit 125 and a comparator 126 , and memories 130 and 131 storing the A/D conversion results of higher order bits and the A/D conversion results of lower order bits, respectively.
- the integrator circuit 125 includes an input capacitor 108 , a switch 109 , an amplifier 120 , a feedback capacitor 121 , and a switch 110 .
- One terminal of the input capacitor 108 receives an analog signal from a pixel and a reference signal from a reference signal generation circuit 140 , which will be described later, and the other terminal of the input capacitor 108 is connected to an input terminal of the amplifier 120 .
- the A/D conversion results stored in the higher order bit memory 130 and the lower order bit memory 131 are output to bit output lines 136 and 137 , respectively, through column selection switches 114 , and are output after being synthesized to an N-bit digital signal by an adder circuit 138 , which is an addition unit.
- the adder circuit 138 is used here, a subtraction circuit may be used in place of the adder circuit 138 according to the polarities of the signals.
- FIG. 2 shows an example of each of the pixels 100 as an equivalent circuit.
- a reference numeral 101 denotes a photodiode, which performs a photoelectric conversion according to an incident light to accumulate the obtained electric charge, and the cathode of the photodiode 101 is connected to a transfer MOS transistor 102 .
- the transfer MOS transistor 102 receives a signal PTX of a high level, then the electric charge accumulated in the photodiode 101 is transferred to the node to which the gate of an amplifying MOS transistor 104 is connected.
- a reference numeral 103 denotes a reset MOS transistor. If the reset MOS transistor 103 is turned to its conduction state by a signal PRES, then the reset MOS transistor 103 resets the node to which the gate of the amplifying MOS transistor 104 is connected to a power source voltage VDD.
- FIGS. 3A and 3B illustrate the reference signal to be supplied to a reference signal supply wiring 113 as a ramp signal voltage.
- an output of the integrator circuit 125 included in each of the column read out circuits 124 is also illustrated. Incidentally, it is supposed that the switches illustrated in FIGS.
- a predetermined exposure time has elapsed prior to a read-out operation of a pixel signal, and that an electric charge obtained by a photoelectric conversion is accumulated in the photodiode 101 .
- the input selection switches 112 are connected between the amplifying MOS transistor 104 and the vertical output lines 106 .
- the pulses PRES, PTX, and PSEL are supplied from a vertical scanning circuit 123 to the pixels 100 in this description.
- the pixel reset pulse PRES changes from the high level to the low level, and thereby releasing the reset state of the gate of the amplifying MOS transistor 104 .
- the voltage just after the termination of the reset that is, the voltage corresponding to a dark state, is held in the capacitor (hereinafter referred to as CFD) of the floating diffusion region (herein after referred to as FD region) connected to the gate electrode.
- CFD capacitor
- FD region floating diffusion region
- a pulse RES 2 changes from the high level to the low level at time t 3 b immediately after the change of the pulse RES 1 , and a switch 111 is turned off. Then, a reset level including the component of the dark output and the offset component of the operational amplifier 120 is held in a connection capacitor 127 a . Since the electric potential at the positive input terminal (+) of the comparator 126 is equal to the electric potential of the negative input terminal ( ⁇ ) owing to imaginary ground, it is possible to make a comparison between the signal input into the positive input terminal and a comparing level, that is, the signal that is input into the negative terminal through a connection capacitor 127 b .
- the comparator 126 When the difference voltage between the signal input into the positive input terminal and the signal input into the negative input terminal is positive, then the comparator 126 operates so as to output the high level from the positive output terminal and the low level from the negative output terminal. On the other hand, when the difference voltage is negative, the comparator 126 operates so as to output the high level from the negative output terminal and the low level from the positive output terminal.
- a transfer pulse PTX changes to the high level over a period of from time t 4 to time t 5 thereby turning on the transfer MOS transistor 102 , and the electric charge accumulated in the photodiode 101 is transferred to the node of the gate of the amplifying MOS transistor 104 .
- the electric charge to be transferred is electrons in this description. If the absolute value of the transferred electric charge is denoted by Q, then the gate potential of the amplifying MOS transistor 104 lowers by Q/CFD, and the electric potential of the vertical output line 106 also changes according to the lowering of the gate potential. The electric potential of the vertical output line at this time is referred to an illuminated state output. If the gain of the source follower circuit is denoted by Gsf, then the changed amount ⁇ Vv 1 of the electric potential Vv 1 of the vertical output line 106 from the dark output can be expressed by the following equation.
- the potential change of the vertical output line 106 is amplified by the inverting amplifier circuit including the operational amplifier 120 , the input capacitor 108 , and the feedback capacitor 121 , and the signal Vs expressed by the following equation is held in the feedback capacitor 121 .
- Vs ( Q/CFD ) ⁇ Gst ⁇ ( C 0 /Cf ) (Equation 2)
- C 0 denotes the capacitance value of the input capacitor 108
- Cf denotes the capacitance value of the feedback capacitor 121 here.
- the gain of the inverting amplifier circuit is ⁇ C 0 /Cf.
- the operation enters the step of performing the A/D conversion of the signal Vs.
- the input selection switch 112 is switched to the side of the reference signal supply wiring 113 .
- a stepwise ramp-up signal for higher order bit conversion which is a reference signal, is supplied from the reference signal generation circuit 140 to the reference signal supply wiring 113 .
- the signal having the signal level changing stepwise and monotonously in synchronization with a signal ADCK which will be described later, is used as the ramp-up signal here, a signal having the signal level changing not stepwise but smoothly and monotonously may be used as the ramp-up signal, for example.
- the monotonously changing means that, for example, the level of the signal does not change to a lowering direction when the level rises stepwise. That is, when a signal monotonously changes, it may include a period in which the level does not change with the lapse of time.
- the reference signal generation circuit 140 includes switches and a capacitor integrator as illustrated in FIG. 4 . Upon the conversion of a higher order bit, a pulse USEL becomes a high level, and a pulse LSEL becomes a low level, thereby generating a ramp-up signal increasing by (Cr 1 /Cr 3 ) ⁇ VREF every period of the signal ADCK.
- the pulse LSEL becomes the high level
- the pulse USEL becomes the low level
- a ramp-down signal which is another reference signal decreasing by (Cr 2 /Cr 3 ) ⁇ VREF. That is, the directions in which the signal levels of the ramp-down signal and the ramp-up signal change are different from each other.
- the electric charge of the capacitor Cr 3 can be reset to be initialized by applying the high level of the pulse RES 1 .
- a pulse different from the one input to the column read out circuits 124 may be input to the reference signal generation circuit 140 .
- the signal having the signal level changing stepwise and monotonously in synchronization with the signal ADCK is used as the ramp-down signal here
- a signal having the signal level changing not stepwise but smoothly and monotonously may be used as the ramp-up signal, for example.
- changing monotonously means that, for example, when the level rises stepwise, the level does not change to the direction of lowering. That is, a period during which the level does not change with the lapse of time may be included.
- the reset level sampled at time t 3 b is held in the connection capacitor 127 a , only the changed level obtained by deducing the reset level from the output of the integrator circuit 125 is input to the comparator 126 . That is, even if the elements constituting the integrator circuit 125 do not have ideal characteristics, the offset components of the integrator circuit 125 are not input to the comparator 126 , and consequently an A/D conversion having high accuracy can be performed.
- the changed level of the signal input to the positive input terminal of the comparator 126 through the connection capacitor 127 a is compared with the reference voltage input to the negative input terminal of the comparator 126 through the connection capacitor 127 b .
- a latch signal latch 1 is output at time t 7 when the output of the integrator circuit 125 becomes less than the reset level.
- the latch signal latch 1 is transmitted to the higher order bit memory 130 , and a counter value supplied from a counter for higher order bits 132 to the higher order bit memory 130 at that time is taken into the higher order bit memory 130 .
- the latch signal latch 1 is also supplied to the reset terminal of the RS latch 129 to stop the integral operation of the integrator circuit 125 .
- the output is lowered by CU ⁇ (C 0 /Cf) ⁇ (Cr 1 /Cr 3 ) ⁇ VREF during the integral operation, and the state in which a CU ⁇ (C 0 /Cf) ⁇ (Cr 1 /Cr 3 ) ⁇ VREF ⁇ Vs is held in the feedback capacitor 121 as the residual voltage is caused.
- the time at which the integral operation stops differs according to the pixel signal Vs in each column.
- the pulse USEL turns to the low level after the integration operations of all of the columns have ended, and the counter for the higher order bits stops.
- a ramp-down signal for the conversion of the lower order bit has the polarity reverse to that of the ramp-up signal for performing the conversion of the higher order digital bits and the level decreasing by (Cr 2 /Cr 3 ) ⁇ VREF, is supplied from the reference signal generation circuit 140 to the integrator circuit 125 .
- the integral starting signal ENINT is input again, and the integration operation in the integrator circuit 125 is started.
- the ramp-down signal for the conversions of the lower order bits is inversely amplified at a gain of ⁇ (C 0 /Cf) and the output of the integrator circuit 125 increases by (C 0 /Cf) ⁇ (Cr 2 /Cr 3 ) ⁇ VREF every clock of the signal ADCK.
- the comparator 126 the changed level of the output of the integrator circuit 125 from the reset level held in the connection capacitor 127 a is compared with the reference level input into the comparator 126 through the connection capacitor 127 b . Then, at time t 9 at which the output of the integrator circuit 125 becomes greater than the reference voltage, a latch signal latch 2 is output.
- the latch signal latch 2 is transmitted to the lower order bit memory 131 , and a counter value supplied from a counter for lower order bits 133 to the lower order bit memory 131 at that time is taken into the lower order bit memory 131 .
- the latch signal latch 2 is also supplied to the reset terminal of the RS latch 129 to stop the integral operation of the integrator circuit 125 .
- the stop of the integral operation is not essential.
- the residual has become less than the unit integration quantity for the lower order bit conversion, that is, less than an integral quantity corresponding to 1 LSB.
- the ratio of the unit integration quantity for higher order bit conversion to the unit integration quantity for the lower order bit conversion must be ideally 2 N/2 in the case of performing the A/D conversion of N-bit data by the two stages of higher order digits of N/2 bits and lower order digit of N/2 bits.
- the ratio of the unit integration quantity for the higher order bit conversion to the unit integration quantity for the lower order bit conversion in the circuit of the present embodiment is determined by the following equation.
- the ratio is determined only by the ratio between the capacitance values of Cr 1 and Cr 2 in the reference signal generation circuit 140 . Consequently, the errors between columns, which have conventionally been a problem, can be reduced.
- the relative accuracy of capacitors is improved as the sizes of the capacitor elements become larger, that is, the capacitance values becomes larger.
- the capacitors C 0 and Cf provided in the column read out circuit 124 whose sizes are limited by a pixel pitch the capacitance values of the capacitors Cr 1 and Cr 2 provided in the reference signal generation circuit 140 can be easily enlarged and is advantageous in that it is able to improve the accuracy of the A/D conversion.
- a converted N-bit digital value can be obtained by adding the A/D conversion results stored in the higher order bit memory 130 and the lower order bit memory 131 together by the adder circuit 138 .
- the counter circuit for lower order bits 133 is an up counter, then subtraction processing is performed.
- the counter circuit for lower order bits 133 may be configured as a down counter to perform addition (or subtraction) processing by an addition (or subtraction) circuit 138 .
- a feature peculiar to the present embodiment is to also amplify the pixel signal Vs at the gain of C 0 /Cf by the integrator circuit 125 in the column read out circuit 124 , and consequently the influences of the ratio of the C 0 /Cf do not appear in a result after an A/D conversion. That is, an excellent image signal having small gain errors between columns can be obtained.
- the counter circuits 132 and 133 are commonly used for the plurality of columns in the present embodiment, the counter circuits 132 and 133 may be independently provided to each column.
- the solid-state imaging apparatus is implemented such that if the ordinary signal ADCK is supplied to the clock input of the counter circuit for higher order bits 132 at the time of a higher order bit conversion, and if a carry signal of the counter circuit for lower order bits 133 is supplied to the clock input at the time of a lower order bit conversion, then the subtraction of the residual can be performed.
- the reference signal may be a signal changing with a slope as illustrated in FIG. 3B , for example.
- FIGS. 5A AND 5B A solid-state imaging apparatus according to a second embodiment, to which the present invention can be applied will be described with reference to FIGS. 5A AND 5B .
- the solid-state imaging apparatus of the present embodiment is suitable for the column A/D format of a relatively high resolution.
- FIG. 5A is a block diagram illustrating the outline of the solid-state imaging apparatus, and FIG. 5B illustrates a part of the equivalent circuit of the solid-state imaging apparatus.
- the second embodiment differs from the first embodiment in that it further comprises a measuring circuit 150 to measure a ratio of the unit integration quantity for a higher order bit conversion time period to the unit integration quantity for a lower order bit conversion time period, which ratio is determined by the reference signal generation circuit 140 , and that it further comprises a correction circuit 151 to execute correction on the basis of a measured result. Furthermore, the lower order bit memory 131 a is changed from N/2 bits of the column read out circuit 124 in the first embodiment to (N/2)+1 bits, and a redundant bit is added.
- the measuring circuit 150 has similar configuration as that of the column read out circuit 124 to read out a pixel signal, which circuit 124 has been described with regard to the first embodiment, but the measuring circuit 150 is configured without the input selection switches 112 and to receive only a reference signal. Moreover, the measuring circuit 150 omits the higher order bit memory 130 . Furthermore, the measuring circuit 150 does not include the circuit to generate the latch signal latch 1 , but includes a newly added one-bit counter 152 to generate a latch signal latch 3 . Incidentally, a description will be given here on the supposition that the configuration of a pixel is the same as that of the first embodiment.
- FIG. 6 illustrates an operation timing of the solid-state imaging apparatus including the measuring circuit 150 .
- the measuring circuit 150 performs measurement in parallel with the operation of the column read out circuit 124 to read out an ordinary pixel signal in the present embodiment.
- the measuring circuit 150 In a pixel signal reading-out period of from time t 1 to time t 6 , the measuring circuit 150 only performs the reset operation of the integrator circuit 125 based on the pulse RES 1 and the sampling of the reset level by the comparator 126 based on the pulse RES 2 .
- a reference signal for a higher order bit conversion is input, and integral is started similarly to the column read out circuit 124 , but the integral operation is stopped by the one-bit counter 152 at time t 10 after one clock. Consequently, an electric charge just equal to the unit integration quantity for a higher order bit conversion is held in the feedback capacitor 121 .
- the unit integration quantity for a higher order bit conversion integrated in the conversion step of lower order bits which step is started from time t 8 , is subjected to an A/D conversion.
- the lower order bit memory 131 a is changed to be (N/2+1) bits including a redundant bit added to the N/2 bits of the lower order bit memory 131 in the column read out circuit 124 .
- the result of the A/D conversion is written into the lower order bit memory 131 a at time t 9 , at which the latch signal latch 2 is output, and is further input into the correction circuit 151 .
- the result of the A/D conversion of the lower order bits from the column read out circuit 124 is input into the correction circuit 151 , and the correction thereof is performed on the basis of the measured result from the measuring circuit 150 .
- the A/D conversion result of the lower order bits after the correction is synthesized with the result of the A/D conversion of higher order bits in the adder circuit 138 , and becomes an A/D conversion output, that is, a digital output.
- the measuring circuit 150 measures the error of the ratio of the integral quantity for a higher order bit conversion to the integral quantity for a lower order bit conversion, which error is generated by the reference signal generation circuit 140 .
- the correction circuit 151 corrects the A/D conversion result, thereby making it possible to obtain an A/D conversion output having higher linearity accuracy.
- the period in which the column read out circuit 124 performs the A/D conversion and the measuring period in which the measuring circuit 150 performs the measurement overlap each other. Consequently, for example, if the ratio of the unit integration quantity at the higher order bit conversion to the unit integration quantity for the lower order bit conversion changes dependently on temperature, then the influences appearing dependently on temperature can be sequentially corrected. Consequently, the A/D conversion can be performed stably with high accuracy to the changes of environment.
- the measurement of the ratio of the integral quantity for the higher order bit conversion to the integral quantity for the lower order bit conversion can of course be executed immediately after power activation or in the early stage of the start of photographing, and the ratio may be measured by lengthening the integral time by 2 clocks or more.
- the correction of the digital signal from the column read out circuit 124 is performed in the present embodiment, it is also possible to perform the correction of the reference signal generation circuit 140 .
- the reference signal generation circuit 140 configured as illustrated in FIG. 4 , by implementing a capacitor array capable of finely adjusting the value of the capacitor Cr 2 or Cr 1 , and controlling the connection thereof, the ratio of the unit integration quantity for the higher order bit conversion to the unit integration quantity for the lower order bit conversion may be corrected.
- connection capacitor 127 b is connected to the negative input terminal of the comparator 126 in the configuration examples illustrated in FIGS. 1B and 5 .
- This connection capacitor 127 b has a capacitance value equal to that of the connection capacitor 127 a and is provided for adjusting the symmetry between the negative input terminal and the positive input terminal. Consequently, if the symmetry is not significantly required, the connection capacitor 127 b may be omitted.
- the reference signal changing stepwise has been exemplified to be described in this embodiment, the reference signal may be the one changing with a slope similarly to the first embodiment.
- FIG. 7 is a diagram illustrating the configuration of an imaging system 1000 using the solid-state imaging apparatus of each of the aforesaid embodiments, to which the present invention is applied.
- 1001 denotes a barrier used as a protection of a lens and the barrier also serves as a main switch
- 1002 denotes a lens, which is an optical system for providing an optical image of a subject on a solid-state imaging apparatus 1004 .
- the quantity of the light passing through the lens 1002 can be changed by a diaphragm 1003 .
- the solid-state imaging apparatus 1004 (corresponding to the solid-state imaging apparatus described in each of the aforesaid embodiments) convert the optical image formed by the lens 1002 into image data.
- a signal processing unit 1007 performs various corrections of the image data output from the solid-state imaging apparatus 1004 and the compression of the data.
- a timing generator 1008 outputs various timing signals to the signal processing unit 1007 .
- each of the circuits 1007 and 1008 may be formed on the same chip as that of the solid-state imaging apparatus 1004 .
- the imaging system 1000 includes a whole control arithmetic operation unit 1009 for controlling various operations and the whole of the imaging system 1000 , a memory unit 1010 for storing image data temporarily, and an interface unit controlling recording medium 1011 for performing the recording or reading out of a recording medium.
- the imaging system 1000 includes a recording medium 1012 for performing the recording or reading out of image data, against which a semiconductor memory and the like can be attached and detached, and an external interface (I/F) unit 1013 for performing the communication with an external computer and the like.
- I/F external interface
- the operation of the imaging system 1000 illustrated in FIG. 7 is described.
- the main power source is turned on, and then the power source of the control system, such as the whole control arithmetic operation unit 1009 , is next turned on.
- the power source of the photographing system circuit such as the solid-state imaging apparatus 1004 , is successively turned on.
- the whole control arithmetic operation unit 1009 opens the diaphragm 1003 , and the signal output from the solid-state imaging apparatus 1004 at this time is input into the signal processing unit 1007 .
- the signal processing unit 1007 makes the whole control arithmetic operation unit 1009 perform the operation for obtaining an exposure on the basis of the signal.
- the brightness of the subject is determined on the basis of the result of the operation, and the whole control arithmetic operation unit 1009 controls the diaphragm.
- the determination can be performed by, for example, the comparison of the operation result with the data stored in the whole control arithmetic operation unit 1009 in advance.
- the whole control arithmetic operation unit 1009 extracts high frequency components to perform the operation of obtaining the distance from the imaging system 1000 to the subject on the basis of the signal output from the solid-state imaging apparatus 1004 .
- the whole control arithmetic operation unit 1009 drives the lens 1002 , and determines whether the lens 1002 is in-focus in that state or not.
- the whole control arithmetic operation unit 1009 drives the lens 1002 again to perform distance measurement.
- the determination can be performed by, for example, the comparison of data stored in the whole control arithmetic operation unit 1009 in advance.
- a main exposure starts after the determination of being in-focus.
- the image signal output from the solid-state imaging apparatus 1004 is processed by the signal processing unit 1007 , and then is held in the memory unit 1010 by the whole control arithmetic operation unit 1009 .
- the data held in the memory unit 1010 is recorded in the detachable recording medium 1012 , such as the semiconductor memory, through the I/F unit controlling a recording medium 1011 by the control of the whole control arithmetic operation unit 1009 .
- the data may be input to a computer or the like directly through the external I/F unit 1013 .
- the reference signal generation circuit 140 described in the above-mentioned embodiments is not limited to the one having the configuration illustrated in FIG. 4 .
- the circuit can be arbitrarily configured as long as it can supply at least two reference signals having the signal levels changing into directions different from each other. That is, a circuit generating three or more different reference signals may be adopted.
- the resolution of the A/D conversion circuit is N-bits; the higher order digits of m-bits of the N-bits are subjected to the A/D conversion on the basis of one reference signal; and the lower order digits of n-bits of N-bits are subjected to an A/D conversion operation on the basis of another reference signal.
- N m+n.
- the changing quantity of the reference signal per unit time period of the reference signal to be used for the A/D conversion of the lower order digits of n-bits to the changing quantity per unit time period, that is, per step, of the reference signal to be used for the A/D conversion of the higher order digits of m-bits at this time reference signal is 1/2 n .
- reference signal generation circuits may be provided, for example, and the respective reference signal generation circuits may supply reference signals to a plurality of different A/D converters.
- different reference signal generation circuits it is conceivable to implement different reference signal generation circuits to be connected to the odd columns and even columns of pixels, or to implement different reference signal generation circuits to be connected to the left and right sides of pixel regions.
Abstract
Description
- The present invention relates to a solid-state imaging apparatus to be used for a scanner, a video camera, a digital still camera, and the like.
- In recent years, a CMOS image sensor has been widely used for a digital camera, a digital camcorder, a camera unit for a portable telephone, and the like. Owing to the requirements of the reduction of the number of parts, the reduction of power consumption, and the like, a CMOS image sensor incorporating A/D conversion circuits has been researched. As a format of the CMOS image sensor, there is a format called a column A/D providing an A/D conversion circuit to each column of a pixel arrangement. Various A/D conversion formats have been proposed to be used for the column A/D, and among them integration type A/D conversion formats disclosed in Japanese Patent Application Laid-Open Publications No. 2002-232291 and No. 2005-348325 are known. If conversions are performed in two stages of higher order bits and lower order bits like the integration type A/D converter disclosed in Japanese Patent Application Laid-Open No. 2002-232291, then the conversion time becomes proportional to 2×2N/2, and the method has a feature capable of shortening the conversion time in comparison with, for example, the format of comparing an input signal with a triangular wave.
- The A/D conversion format disclosed in Japanese Patent Application Laid-Open No. 2005-348325 performs an A/D conversion by holding a signal from a pixel in a storage unit, followed by charging and discharging by a fixed signal. Since the A/D conversion format disclosed in Japanese Patent Application Laid-Open No. 2005-348325 also performs an A/D conversion in two stages of the higher order bits and the lower order bits, the A/D conversion format can shorten the time necessary for the A/D conversion in comparison with that of the conversion format of comparing an input signal with a triangular wave.
- However, following problem occurs when the A/D converter disclosed in Japanese Patent Application Laid-Open No. 2002-232291 is used as a column A/D. If there is a discrepancy in a ratio of a changing quantity of an electric charge held in a capacitor per clock for a higher order bit conversion (unit integration quantity for the higher order bit conversion) to a changing quantity of an electric charge held in the capacitor per clock for a lower order bit conversion (unit integration quantity for the lower order bit conversion), a differential linear error is caused. For example, if 12 bits A/D conversion is performed in stages of higher order digits of 6 bits and lower order digits of 6 bits, the unit integration quantity for the higher order bit conversion is ideally required to be 64 times as large as the unit integration quantity for the lower order bit conversion, but an error is caused owing to the relative accuracy of the elements constituting the circuit and the like in the actual circuit. The relative accuracy of the elements is affected by, for example, dispersion that occurs when manufacturing the elements.
-
FIG. 8 cites FIG. 5 of Japanese Patent Application Laid-Open No. 2002-232291. Some of the reference numerals are deleted for simplification. The A/D converter illustrated inFIG. 8 amplifies a signal Vc1, which is a signal changing in a staircase wave, at the gain of C5/C4 for the higher order bit conversion, and on the other hand amplifies a signal Vc2, which has the same gradient as that of the signal Vc1 and the reverse polarity to that of the signal Vc1, at the gain of C6/C4 for the lower order bit conversion. The unit integration quantity for higher order bit conversion is C5/C6 times as large as the unit integration quantity for the lower order bit conversion. However, since the capacitor elements C5 and C6 are ones being different at each column, the relative accuracy of the capacitor elements C5 and C6 is different in each column. Thereby, it is conceivable that the value C5/C6 is slightly different at each column. In particular, if the column widths of a pixel arrangement are reduced in association with the reduction of pixel sizes, then the sizes of the capacitor elements able to implement within the columns, that is, capacitor values, become smaller, and consequently the relative accuracy of the capacitor elements generally become worse. If the error of the ratio of the unit integration quantity for the higher order bit conversion to the unit integration quantity for the lower order bit conversion between columns becomes nonnegligible to the required accuracy of linearity, the necessity of storing a correction coefficient into each column and executing correction operations arises. This causes the problem in which linearity correction processing becomes a very large load especially in the case where the number of conversion bits increase. - On the other hand,
FIG. 9 is a citation of FIG. 6 of Japanese Patent Application Laid-Open No. 2005-348325. Reference numerals are newly added for the sake of a description. In the configuration ofFIG. 9 , a current based on the potential difference between a fixed voltage V_DE1 or V_DE2 and the electric potential at the inverting input terminal (−) of an operational amplifier Amp, and the magnitude of a resistance R flows through the resistance R. The electric potential at the inverting input terminal of the operational amplifier Amp ideally becomes equal to the electric potential at the non-inverting input terminal (+) thereof owing to the imaginary ground thereof. However, in an actual circuit, the two input terminals of the operational amplifier Amp have different electric potential since the characteristics of the elements constituting the operational amplifier Amp are not necessarily ideal. Therefore, the difference appears as an offset. That is, the ideal integration is not performed due to the offset caused by the elements constituting the operational amplifier Amp. - If the resolution of an A/D converter is not high, the discrepancy of the ratio from its ideal value does not affect significantly. However, if the resolution becomes higher, the discrepancy from the ideal value becomes nonnegligible, and the problem that the accurate A/D conversion results cannot be obtained is caused.
- The solid-state imaging apparatus of the present invention provides the solid-state imaging apparatus settling the aforesaid problems and an imaging system using the solid-state imaging apparatus.
- The solid-state imaging apparatus of an aspect of the present invention is a solid-state imaging apparatus comprising: a pixel region including a plurality of pixels arranged in a matrix, each pixel outputting an analog signal; a plurality of A/D conversion circuits, each arranged correspondingly to each column of the plurality of pixels for A/D converting the analog signal into a digital signal, wherein the solid-state imaging apparatus comprises a reference signal generating circuit for supplying, commonly to the plurality of A/D conversion circuits, at least two reference signals of which signal levels change toward different directions of electric potential, and the A/D conversion circuit comprises: an amplifier; an input capacitor having one terminal receiving the analog signal and the reference signal supplied from the reference signal generating circuit, and the other terminal connected to one input terminal of the amplifier; a feedback capacitor connected between the one input terminal and an output terminal of the amplifier; a comparator for comparing, with a comparing level, an output from the output terminal of the amplifier; and a connection capacitor having one terminal connected to the output terminal of the amplifier, and the other terminal connected to one input terminal of the comparator.
- According to the present invention, the accuracy of the linearity of the A/D converter can be heightened, and can reduce the deterioration of the accuracy of the A/D conversion of the A/D converter owing to the influence of an offset even if the resolution of the A/D converter is heightened.
- Further features of the present invention will become apparent from the following description of exemplary embodiments with reference to the attached drawings.
-
FIG. 1A is a block diagram of a solid-state imaging apparatus according to a first embodiment of the present invention. -
FIG. 1B is a diagram illustrating a part of the equivalent circuit of the solid-state imaging apparatus. -
FIG. 2 is an equivalent circuit diagram of a unit pixel of the solid-state imaging apparatus according to the first and second embodiments of the present invention. -
FIGS. 3A and 3B are timing charts of the solid-state imaging apparatus according to the first embodiment of the present invention. -
FIG. 4 is an equivalent circuit diagram of a reference signal generation circuit according to the first embodiment of the present invention. -
FIG. 5A is a block diagram of a solid-state imaging apparatus according to the second embodiment of the present invention. -
FIG. 5B is a diagram illustrating a part of the equivalent circuit of the solid-state imaging apparatus. -
FIG. 6 is a timing char of the solid-state imaging apparatus according to the second embodiment of the present invention. -
FIG. 7 is a diagram illustrating a configuration example of an imaging system according to a third embodiment. -
FIG. 8 is a circuit diagram illustrating an A/D conversion unit according to Japanese Patent Application Laid-Open No. 2002-232291. -
FIG. 9 is a diagram citing FIG. 6 of Japanese Patent Application Laid-Open No. 2005-348325. - A solid-state imaging apparatus according to a first embodiment, to which the present invention can be applied will be described with reference to the attached drawings.
- First, the outline of the solid-state imaging apparatus according to the present embodiment is described with reference to the block diagram of
FIG. 1A . The solid-state imaging apparatus 1 includes a pixel region, in which a plurality ofpixels 100 are arranged in a matrix, and thepixels 100 each has the configuration illustrated by the equivalent circuit ofFIG. 2 . Signals output from thepixels 100 are input to column read outcircuits 124 provided in respective columns as analog signals throughvertical output lines 106. Each of the plurality of column read outcircuits 124 includes an A/D conversion circuit including anintegrator circuit 125 and acomparator 126, andmemories integrator circuit 125 includes aninput capacitor 108, aswitch 109, anamplifier 120, afeedback capacitor 121, and aswitch 110. One terminal of theinput capacitor 108 receives an analog signal from a pixel and a reference signal from a referencesignal generation circuit 140, which will be described later, and the other terminal of theinput capacitor 108 is connected to an input terminal of theamplifier 120. The A/D conversion results stored in the higherorder bit memory 130 and the lowerorder bit memory 131 are output tobit output lines column selection switches 114, and are output after being synthesized to an N-bit digital signal by anadder circuit 138, which is an addition unit. Although theadder circuit 138 is used here, a subtraction circuit may be used in place of theadder circuit 138 according to the polarities of the signals. -
FIG. 2 shows an example of each of thepixels 100 as an equivalent circuit. Areference numeral 101 denotes a photodiode, which performs a photoelectric conversion according to an incident light to accumulate the obtained electric charge, and the cathode of thephotodiode 101 is connected to atransfer MOS transistor 102. When thetransfer MOS transistor 102 receives a signal PTX of a high level, then the electric charge accumulated in thephotodiode 101 is transferred to the node to which the gate of an amplifyingMOS transistor 104 is connected. When aselection MOS transistor 105 is changed to its conduction state by a signal PSEL, then the amplifyingMOS transistor 104 forms a source follower circuit with a constantcurrent source 107 provided to each of the vertical output lines 106. Hereby the electric potential according to the electric potential at the gate of the amplifyingMOS transistor 104 appears on thevertical output line 106 as a signal. Areference numeral 103 denotes a reset MOS transistor. If thereset MOS transistor 103 is turned to its conduction state by a signal PRES, then thereset MOS transistor 103 resets the node to which the gate of the amplifyingMOS transistor 104 is connected to a power source voltage VDD. - The operation of the solid-state imaging apparatus of the present embodiment is minutely described with reference to the equivalent circuit diagram of
FIG. 1B and the timing chart ofFIG. 3A . The reference numeral of each signal pulse corresponds to the reference numerals of each terminal inFIG. 1B orFIG. 2 . Moreover,FIGS. 3A and 3B illustrate the reference signal to be supplied to a referencesignal supply wiring 113 as a ramp signal voltage. Furthermore, an output of theintegrator circuit 125 included in each of the column read outcircuits 124 is also illustrated. Incidentally, it is supposed that the switches illustrated inFIGS. 1B and 2 are turned on by an input signal of a high level, that is, are put into their conduction states, and that the switches are turned off by an input signal of a low level, that is, are put into their non-conduction states. Moreover, concerning the selection switches 112 inFIG. 1B , the paths which are connected by the high level or low level of a pulse, are denoted by “H” or “L,” respectively. - It is supposed that a predetermined exposure time has elapsed prior to a read-out operation of a pixel signal, and that an electric charge obtained by a photoelectric conversion is accumulated in the
photodiode 101. Furthermore it is supposed that the input selection switches 112 are connected between the amplifyingMOS transistor 104 and the vertical output lines 106. The pulses PRES, PTX, and PSEL are supplied from avertical scanning circuit 123 to thepixels 100 in this description. - First at time t1, the pixel reset pulse PRES changes from the high level to the low level, and thereby releasing the reset state of the gate of the amplifying
MOS transistor 104. At this time, the voltage just after the termination of the reset, that is, the voltage corresponding to a dark state, is held in the capacitor (hereinafter referred to as CFD) of the floating diffusion region (herein after referred to as FD region) connected to the gate electrode. Moreover, at the time t1, an integral starting signal ENIT changes to the high level, and thereby setting anRS latch 129. - Successively, at time t2, when the row selection pulse PSEL changes to the high level, the dark output corresponding to the dark time, which is held in the floating diffusion state, appears on the
vertical output line 106 by the source follower circuit formed by the amplifyingMOS transistor 104 and the constantcurrent source 107. On the other hand, when a pulse RES1 is changed to the high level at the time t2, theswitch 109 is turned on, and consequently theoperation amplifier 120 in each of theintegrator circuits 125 turns to its voltage follower state. Although the output of theoperation amplifier 120 at this time includes its peculiar offset component respectively, the output becomes substantially the same as a reference voltage VC0R. - When the pulse RES1 changes from the high level to the low level at time t3 a, the
switch 109 changes from the on state to the off state, and the dark output on thevertical output line 106 is clamped by theinput capacitor 108. - A pulse RES2 changes from the high level to the low level at time t3 b immediately after the change of the pulse RES1, and a
switch 111 is turned off. Then, a reset level including the component of the dark output and the offset component of theoperational amplifier 120 is held in aconnection capacitor 127 a. Since the electric potential at the positive input terminal (+) of thecomparator 126 is equal to the electric potential of the negative input terminal (−) owing to imaginary ground, it is possible to make a comparison between the signal input into the positive input terminal and a comparing level, that is, the signal that is input into the negative terminal through aconnection capacitor 127 b. When the difference voltage between the signal input into the positive input terminal and the signal input into the negative input terminal is positive, then thecomparator 126 operates so as to output the high level from the positive output terminal and the low level from the negative output terminal. On the other hand, when the difference voltage is negative, thecomparator 126 operates so as to output the high level from the negative output terminal and the low level from the positive output terminal. - Successively, a transfer pulse PTX changes to the high level over a period of from time t4 to time t5 thereby turning on the
transfer MOS transistor 102, and the electric charge accumulated in thephotodiode 101 is transferred to the node of the gate of the amplifyingMOS transistor 104. The electric charge to be transferred is electrons in this description. If the absolute value of the transferred electric charge is denoted by Q, then the gate potential of the amplifyingMOS transistor 104 lowers by Q/CFD, and the electric potential of thevertical output line 106 also changes according to the lowering of the gate potential. The electric potential of the vertical output line at this time is referred to an illuminated state output. If the gain of the source follower circuit is denoted by Gsf, then the changed amount ΔVv1 of the electric potential Vv1 of thevertical output line 106 from the dark output can be expressed by the following equation. -
ΔVv1=−(Q/CFD)×Gsf (Equation 1) - The potential change of the
vertical output line 106 is amplified by the inverting amplifier circuit including theoperational amplifier 120, theinput capacitor 108, and thefeedback capacitor 121, and the signal Vs expressed by the following equation is held in thefeedback capacitor 121. -
Vs=(Q/CFD)×Gst×(C0/Cf) (Equation 2) - C0 denotes the capacitance value of the
input capacitor 108, and Cf denotes the capacitance value of thefeedback capacitor 121 here. Moreover, the gain of the inverting amplifier circuit is −C0/Cf. - Next at time t6, the operation enters the step of performing the A/D conversion of the signal Vs. First, the
input selection switch 112 is switched to the side of the referencesignal supply wiring 113. A stepwise ramp-up signal for higher order bit conversion, which is a reference signal, is supplied from the referencesignal generation circuit 140 to the referencesignal supply wiring 113. Although the signal having the signal level changing stepwise and monotonously in synchronization with a signal ADCK, which will be described later, is used as the ramp-up signal here, a signal having the signal level changing not stepwise but smoothly and monotonously may be used as the ramp-up signal, for example. Incidentally, the monotonously changing means that, for example, the level of the signal does not change to a lowering direction when the level rises stepwise. That is, when a signal monotonously changes, it may include a period in which the level does not change with the lapse of time. The referencesignal generation circuit 140 includes switches and a capacitor integrator as illustrated inFIG. 4 . Upon the conversion of a higher order bit, a pulse USEL becomes a high level, and a pulse LSEL becomes a low level, thereby generating a ramp-up signal increasing by (Cr1/Cr3)×VREF every period of the signal ADCK. On the other hand, upon the conversion of a lower order bit, the pulse LSEL becomes the high level, and the pulse USEL becomes the low level, thereby generating a ramp-down signal, which is another reference signal decreasing by (Cr2/Cr3)×VREF. That is, the directions in which the signal levels of the ramp-down signal and the ramp-up signal change are different from each other. Moreover, the electric charge of the capacitor Cr3 can be reset to be initialized by applying the high level of the pulse RES1. Although the case of inputting the same pulse as the pulse RES1 supplied to the column read outcircuit 124 is illustrated here, a pulse different from the one input to the column read outcircuits 124 may be input to the referencesignal generation circuit 140. Although the signal having the signal level changing stepwise and monotonously in synchronization with the signal ADCK is used as the ramp-down signal here, a signal having the signal level changing not stepwise but smoothly and monotonously may be used as the ramp-up signal, for example. Incidentally, changing monotonously means that, for example, when the level rises stepwise, the level does not change to the direction of lowering. That is, a period during which the level does not change with the lapse of time may be included. - When the ramp-up signal for the conversion of high order bits is input to the
integrator circuit 125 from the time t6, an integral is started. The ramp-up signal for the conversion of the higher order bits is inversely amplified at the gain of −(C0/Cf), and the output of theintegrator circuit 125 consequently lowers by (C0/Cf)×(Cr1/Cr3)×VREF every clock of the signal ADCK. An output of theintegrator circuit 125 is input into the positive input terminal of thecomparator 126 through theconnection capacitor 127 a. Since the reset level sampled at time t3 b is held in theconnection capacitor 127 a, only the changed level obtained by deducing the reset level from the output of theintegrator circuit 125 is input to thecomparator 126. That is, even if the elements constituting theintegrator circuit 125 do not have ideal characteristics, the offset components of theintegrator circuit 125 are not input to thecomparator 126, and consequently an A/D conversion having high accuracy can be performed. The changed level of the signal input to the positive input terminal of thecomparator 126 through theconnection capacitor 127 a is compared with the reference voltage input to the negative input terminal of thecomparator 126 through theconnection capacitor 127 b. Then, a latch signal latch1 is output at time t7 when the output of theintegrator circuit 125 becomes less than the reset level. The latch signal latch1 is transmitted to the higherorder bit memory 130, and a counter value supplied from a counter forhigher order bits 132 to the higherorder bit memory 130 at that time is taken into the higherorder bit memory 130. At the same time, the latch signal latch1 is also supplied to the reset terminal of theRS latch 129 to stop the integral operation of theintegrator circuit 125. Supposing that the counter value at this time is CU, the output is lowered by CU×(C0/Cf)×(Cr1/Cr3)×VREF during the integral operation, and the state in which a CU×(C0/Cf)×(Cr1/Cr3)×VREF−Vs is held in thefeedback capacitor 121 as the residual voltage is caused. The time at which the integral operation stops differs according to the pixel signal Vs in each column. The pulse USEL turns to the low level after the integration operations of all of the columns have ended, and the counter for the higher order bits stops. - Successively, at time t8, the pulse LSEL changes to the high level, and the pulse USEL changes to the low level, and the step of performing the A/D conversion of the lower order bits starts. A ramp-down signal for the conversion of the lower order bit has the polarity reverse to that of the ramp-up signal for performing the conversion of the higher order digital bits and the level decreasing by (Cr2/Cr3)×VREF, is supplied from the reference
signal generation circuit 140 to theintegrator circuit 125. The integral starting signal ENINT is input again, and the integration operation in theintegrator circuit 125 is started. The ramp-down signal for the conversions of the lower order bits is inversely amplified at a gain of −(C0/Cf) and the output of theintegrator circuit 125 increases by (C0/Cf)×(Cr2/Cr3)×VREF every clock of the signal ADCK. In thecomparator 126, the changed level of the output of theintegrator circuit 125 from the reset level held in theconnection capacitor 127 a is compared with the reference level input into thecomparator 126 through theconnection capacitor 127 b. Then, at time t9 at which the output of theintegrator circuit 125 becomes greater than the reference voltage, a latch signal latch2 is output. The latch signal latch2 is transmitted to the lowerorder bit memory 131, and a counter value supplied from a counter forlower order bits 133 to the lowerorder bit memory 131 at that time is taken into the lowerorder bit memory 131. At the same time, the latch signal latch2 is also supplied to the reset terminal of theRS latch 129 to stop the integral operation of theintegrator circuit 125. The stop of the integral operation is not essential. Moreover, at this time point, the residual has become less than the unit integration quantity for the lower order bit conversion, that is, less than an integral quantity corresponding to 1 LSB. - The ratio of the unit integration quantity for higher order bit conversion to the unit integration quantity for the lower order bit conversion must be ideally 2N/2 in the case of performing the A/D conversion of N-bit data by the two stages of higher order digits of N/2 bits and lower order digit of N/2 bits. On the other hand, the ratio of the unit integration quantity for the higher order bit conversion to the unit integration quantity for the lower order bit conversion in the circuit of the present embodiment is determined by the following equation.
-
((C0/Cf)×(Cr1/Cr3)×VREF)/((C0/Cf)×(Cr2/Cr3)×VERF)=Cr1/Cr2 (Equation 3) - That is, regardless of the values of the capacitors C0 and Cf provided in each column, the ratio is determined only by the ratio between the capacitance values of Cr1 and Cr2 in the reference
signal generation circuit 140. Consequently, the errors between columns, which have conventionally been a problem, can be reduced. There is a general tendency that the relative accuracy of capacitors is improved as the sizes of the capacitor elements become larger, that is, the capacitance values becomes larger. The capacitors C0 and Cf provided in the column read outcircuit 124, whose sizes are limited by a pixel pitch the capacitance values of the capacitors Cr1 and Cr2 provided in the referencesignal generation circuit 140 can be easily enlarged and is advantageous in that it is able to improve the accuracy of the A/D conversion. - Moreover, if the resolution N of an A/D conversion is relatively small, it is also possible to eliminate the execution of correction by enlarging the capacitors Cr1 and Cr2. In this case, a converted N-bit digital value can be obtained by adding the A/D conversion results stored in the higher
order bit memory 130 and the lowerorder bit memory 131 together by theadder circuit 138. If the counter circuit forlower order bits 133 is an up counter, then subtraction processing is performed. Alternatively, the counter circuit forlower order bits 133 may be configured as a down counter to perform addition (or subtraction) processing by an addition (or subtraction)circuit 138. - Moreover, a feature peculiar to the present embodiment is to also amplify the pixel signal Vs at the gain of C0/Cf by the
integrator circuit 125 in the column read outcircuit 124, and consequently the influences of the ratio of the C0/Cf do not appear in a result after an A/D conversion. That is, an excellent image signal having small gain errors between columns can be obtained. - Incidentally, although the
counter circuits counter circuits - For example, if the solid-state imaging apparatus is implemented such that if the ordinary signal ADCK is supplied to the clock input of the counter circuit for
higher order bits 132 at the time of a higher order bit conversion, and if a carry signal of the counter circuit forlower order bits 133 is supplied to the clock input at the time of a lower order bit conversion, then the subtraction of the residual can be performed. - Although a signal changing stepwise in synchronization with the signal ADCK is input as the reference signal in the case of
FIG. 3A , the reference signal may be a signal changing with a slope as illustrated inFIG. 3B , for example. - A solid-state imaging apparatus according to a second embodiment, to which the present invention can be applied will be described with reference to
FIGS. 5A AND 5B . The solid-state imaging apparatus of the present embodiment is suitable for the column A/D format of a relatively high resolution.FIG. 5A is a block diagram illustrating the outline of the solid-state imaging apparatus, andFIG. 5B illustrates a part of the equivalent circuit of the solid-state imaging apparatus. The second embodiment differs from the first embodiment in that it further comprises a measuringcircuit 150 to measure a ratio of the unit integration quantity for a higher order bit conversion time period to the unit integration quantity for a lower order bit conversion time period, which ratio is determined by the referencesignal generation circuit 140, and that it further comprises acorrection circuit 151 to execute correction on the basis of a measured result. Furthermore, the lowerorder bit memory 131 a is changed from N/2 bits of the column read outcircuit 124 in the first embodiment to (N/2)+1 bits, and a redundant bit is added. The measuringcircuit 150 has similar configuration as that of the column read outcircuit 124 to read out a pixel signal, whichcircuit 124 has been described with regard to the first embodiment, but the measuringcircuit 150 is configured without the input selection switches 112 and to receive only a reference signal. Moreover, the measuringcircuit 150 omits the higherorder bit memory 130. Furthermore, the measuringcircuit 150 does not include the circuit to generate the latch signal latch1, but includes a newly added one-bit counter 152 to generate a latch signal latch3. Incidentally, a description will be given here on the supposition that the configuration of a pixel is the same as that of the first embodiment. -
FIG. 6 illustrates an operation timing of the solid-state imaging apparatus including the measuringcircuit 150. The measuringcircuit 150 performs measurement in parallel with the operation of the column read outcircuit 124 to read out an ordinary pixel signal in the present embodiment. In a pixel signal reading-out period of from time t1 to time t6, the measuringcircuit 150 only performs the reset operation of theintegrator circuit 125 based on the pulse RES1 and the sampling of the reset level by thecomparator 126 based on the pulse RES2. At the time t6, a reference signal for a higher order bit conversion is input, and integral is started similarly to the column read outcircuit 124, but the integral operation is stopped by the one-bit counter 152 at time t10 after one clock. Consequently, an electric charge just equal to the unit integration quantity for a higher order bit conversion is held in thefeedback capacitor 121. - Successively, the unit integration quantity for a higher order bit conversion integrated in the conversion step of lower order bits, which step is started from time t8, is subjected to an A/D conversion. In preparation for the case where the unit integration quantity at a higher order bit conversion time period exceeds (N/2)×LSB, which is an ideal value, the lower
order bit memory 131 a is changed to be (N/2+1) bits including a redundant bit added to the N/2 bits of the lowerorder bit memory 131 in the column read outcircuit 124. - The result of the A/D conversion is written into the lower
order bit memory 131 a at time t9, at which the latch signal latch2 is output, and is further input into thecorrection circuit 151. The result of the A/D conversion of the lower order bits from the column read outcircuit 124 is input into thecorrection circuit 151, and the correction thereof is performed on the basis of the measured result from the measuringcircuit 150. The A/D conversion result of the lower order bits after the correction is synthesized with the result of the A/D conversion of higher order bits in theadder circuit 138, and becomes an A/D conversion output, that is, a digital output. - Features peculiar to the present embodiment are described. In the present embodiment, the measuring
circuit 150 measures the error of the ratio of the integral quantity for a higher order bit conversion to the integral quantity for a lower order bit conversion, which error is generated by the referencesignal generation circuit 140. Thecorrection circuit 151 corrects the A/D conversion result, thereby making it possible to obtain an A/D conversion output having higher linearity accuracy. - Moreover, in the solid-state imaging apparatus of the present embodiment, the period in which the column read out
circuit 124 performs the A/D conversion and the measuring period in which themeasuring circuit 150 performs the measurement overlap each other. Consequently, for example, if the ratio of the unit integration quantity at the higher order bit conversion to the unit integration quantity for the lower order bit conversion changes dependently on temperature, then the influences appearing dependently on temperature can be sequentially corrected. Consequently, the A/D conversion can be performed stably with high accuracy to the changes of environment. Incidentally, the measurement of the ratio of the integral quantity for the higher order bit conversion to the integral quantity for the lower order bit conversion can of course be executed immediately after power activation or in the early stage of the start of photographing, and the ratio may be measured by lengthening the integral time by 2 clocks or more. - Incidentally, although the correction of the digital signal from the column read out
circuit 124 is performed in the present embodiment, it is also possible to perform the correction of the referencesignal generation circuit 140. For example, in a referencesignal generation circuit 140 configured as illustrated inFIG. 4 , by implementing a capacitor array capable of finely adjusting the value of the capacitor Cr2 or Cr1, and controlling the connection thereof, the ratio of the unit integration quantity for the higher order bit conversion to the unit integration quantity for the lower order bit conversion may be corrected. - Moreover, the
connection capacitor 127 b is connected to the negative input terminal of thecomparator 126 in the configuration examples illustrated inFIGS. 1B and 5 . Thisconnection capacitor 127 b has a capacitance value equal to that of theconnection capacitor 127 a and is provided for adjusting the symmetry between the negative input terminal and the positive input terminal. Consequently, if the symmetry is not significantly required, theconnection capacitor 127 b may be omitted. - Although the reference signal changing stepwise has been exemplified to be described in this embodiment, the reference signal may be the one changing with a slope similarly to the first embodiment.
-
FIG. 7 is a diagram illustrating the configuration of an imaging system 1000 using the solid-state imaging apparatus of each of the aforesaid embodiments, to which the present invention is applied. 1001 denotes a barrier used as a protection of a lens and the barrier also serves as a main switch, and 1002 denotes a lens, which is an optical system for providing an optical image of a subject on a solid-state imaging apparatus 1004. The quantity of the light passing through thelens 1002 can be changed by adiaphragm 1003. The solid-state imaging apparatus 1004 (corresponding to the solid-state imaging apparatus described in each of the aforesaid embodiments) convert the optical image formed by thelens 1002 into image data. Asignal processing unit 1007 performs various corrections of the image data output from the solid-state imaging apparatus 1004 and the compression of the data. Atiming generator 1008 outputs various timing signals to thesignal processing unit 1007. Incidentally, each of thecircuits state imaging apparatus 1004. The imaging system 1000 includes a whole controlarithmetic operation unit 1009 for controlling various operations and the whole of the imaging system 1000, amemory unit 1010 for storing image data temporarily, and an interface unit controllingrecording medium 1011 for performing the recording or reading out of a recording medium. Furthermore, the imaging system 1000 includes arecording medium 1012 for performing the recording or reading out of image data, against which a semiconductor memory and the like can be attached and detached, and an external interface (I/F)unit 1013 for performing the communication with an external computer and the like. - Next, the operation of the imaging system 1000 illustrated in
FIG. 7 is described. When thebarrier 1001 is opened, the main power source is turned on, and then the power source of the control system, such as the whole controlarithmetic operation unit 1009, is next turned on. Furthermore, the power source of the photographing system circuit, such as the solid-state imaging apparatus 1004, is successively turned on. - Next, the operation of controlling the exposure quantity is performed. The whole control
arithmetic operation unit 1009 opens thediaphragm 1003, and the signal output from the solid-state imaging apparatus 1004 at this time is input into thesignal processing unit 1007. Thesignal processing unit 1007 makes the whole controlarithmetic operation unit 1009 perform the operation for obtaining an exposure on the basis of the signal. The brightness of the subject is determined on the basis of the result of the operation, and the whole controlarithmetic operation unit 1009 controls the diaphragm. The determination can be performed by, for example, the comparison of the operation result with the data stored in the whole controlarithmetic operation unit 1009 in advance. - Next, the whole control
arithmetic operation unit 1009 extracts high frequency components to perform the operation of obtaining the distance from the imaging system 1000 to the subject on the basis of the signal output from the solid-state imaging apparatus 1004. After that, the whole controlarithmetic operation unit 1009 drives thelens 1002, and determines whether thelens 1002 is in-focus in that state or not. When the whole controlarithmetic operation unit 1009 determines that thelens 1002 is not in-focus, then the whole controlarithmetic operation unit 1009 drives thelens 1002 again to perform distance measurement. The determination can be performed by, for example, the comparison of data stored in the whole controlarithmetic operation unit 1009 in advance. - Then, a main exposure starts after the determination of being in-focus. When the exposure ends, the image signal output from the solid-
state imaging apparatus 1004 is processed by thesignal processing unit 1007, and then is held in thememory unit 1010 by the whole controlarithmetic operation unit 1009. After that, the data held in thememory unit 1010 is recorded in thedetachable recording medium 1012, such as the semiconductor memory, through the I/F unit controlling arecording medium 1011 by the control of the whole controlarithmetic operation unit 1009. Moreover, the data may be input to a computer or the like directly through the external I/F unit 1013. - The embodiments described above are all illustrative ones, and the concrete configurations of the embodiments may be changed without departing from the sprit and scope of the present invention.
- The reference
signal generation circuit 140 described in the above-mentioned embodiments is not limited to the one having the configuration illustrated inFIG. 4 . The circuit can be arbitrarily configured as long as it can supply at least two reference signals having the signal levels changing into directions different from each other. That is, a circuit generating three or more different reference signals may be adopted. - Moreover, the following case is considered. That is, the resolution of the A/D conversion circuit is N-bits; the higher order digits of m-bits of the N-bits are subjected to the A/D conversion on the basis of one reference signal; and the lower order digits of n-bits of N-bits are subjected to an A/D conversion operation on the basis of another reference signal. Here, N=m+n. The changing quantity of the reference signal per unit time period of the reference signal to be used for the A/D conversion of the lower order digits of n-bits to the changing quantity per unit time period, that is, per step, of the reference signal to be used for the A/D conversion of the higher order digits of m-bits at this time reference signal is 1/2n.
- Moreover, although only the configuration in which one reference signal generation circuit commonly supplies the reference signal to all of the A/D converters in the aforesaid embodiments is illustrated, a plurality of reference signal generation circuits may be provided, for example, and the respective reference signal generation circuits may supply reference signals to a plurality of different A/D converters. To put it more concretely, it is conceivable to implement different reference signal generation circuits to be connected to the odd columns and even columns of pixels, or to implement different reference signal generation circuits to be connected to the left and right sides of pixel regions.
- While the present invention has been described with reference to exemplary embodiments, it is to be understood that the invention is not limited to the disclosed exemplary embodiments. The scope of the following claims is to be accorded the broadest interpretation so as to encompass all such modifications and equivalent structures and functions.
- This application claims the benefit of Japanese Patent Application No. 2008-084109, filed Mar. 27, 2008, which is hereby incorporated by reference herein in its entirety.
Claims (9)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008084109A JP5094498B2 (en) | 2008-03-27 | 2008-03-27 | Solid-state imaging device and imaging system |
JP2008-084109 | 2008-03-27 | ||
PCT/JP2009/054098 WO2009119270A1 (en) | 2008-03-27 | 2009-02-26 | Solid-state imaging apparatus and imaging system |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2009/054098 A-371-Of-International WO2009119270A1 (en) | 2008-03-27 | 2009-02-26 | Solid-state imaging apparatus and imaging system |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/465,516 Division US8427565B2 (en) | 2008-03-27 | 2012-05-07 | Solid-state imaging apparatus and imaging system |
Publications (2)
Publication Number | Publication Date |
---|---|
US20110013046A1 true US20110013046A1 (en) | 2011-01-20 |
US8208055B2 US8208055B2 (en) | 2012-06-26 |
Family
ID=40749192
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/920,617 Expired - Fee Related US8208055B2 (en) | 2008-03-27 | 2009-02-26 | Solid-state imaging apparatus and imaging system |
US13/465,516 Expired - Fee Related US8427565B2 (en) | 2008-03-27 | 2012-05-07 | Solid-state imaging apparatus and imaging system |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/465,516 Expired - Fee Related US8427565B2 (en) | 2008-03-27 | 2012-05-07 | Solid-state imaging apparatus and imaging system |
Country Status (7)
Country | Link |
---|---|
US (2) | US8208055B2 (en) |
EP (1) | EP2272168A1 (en) |
JP (1) | JP5094498B2 (en) |
KR (1) | KR101215142B1 (en) |
CN (1) | CN101978603B (en) |
RU (1) | RU2471286C2 (en) |
WO (1) | WO2009119270A1 (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100231768A1 (en) * | 2009-03-13 | 2010-09-16 | Renesas Technology Corp. | Solid-state image pickup device |
US8208055B2 (en) * | 2008-03-27 | 2012-06-26 | Canon Kabushiki Kaisha | Solid-state imaging apparatus and imaging system |
JP2012199769A (en) * | 2011-03-22 | 2012-10-18 | Canon Inc | Ad conversion circuit, photoelectric conversion device, imaging system, and method of driving ad conversion circuit |
US20130341489A1 (en) * | 2012-06-22 | 2013-12-26 | Canon Kabushiki Kaisha | Solid-state imaging device |
US8896733B2 (en) * | 2011-01-21 | 2014-11-25 | Aptina Imaging Corporation | Imaging system with automatic conversion gain selection |
US9277147B2 (en) | 2013-08-23 | 2016-03-01 | Semiconductor Components Industries, Llc | Multimode pixel readout for enhanced dynamic range |
US20170187975A1 (en) * | 2014-06-03 | 2017-06-29 | Sony Corporation | Signal processing apparatus, control method, image sensor, and electronic apparatus |
US9762809B2 (en) * | 2015-08-28 | 2017-09-12 | Renesas Electronics Corporation | Semiconductor device |
US20190082134A1 (en) * | 2017-09-14 | 2019-03-14 | Sharp Kabushiki Kaisha | Ad converter and solid-state imaging device |
DE102012213083B4 (en) * | 2011-10-07 | 2020-02-06 | Aptina Imaging Corporation | Imaging systems with selectable column power control |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5359521B2 (en) * | 2009-04-24 | 2013-12-04 | ソニー株式会社 | Binary value conversion circuit and method, AD conversion apparatus, solid-state imaging device, and camera system |
JP2010268080A (en) * | 2009-05-12 | 2010-11-25 | Canon Inc | Solid-state imaging apparatus |
JP2011091573A (en) * | 2009-10-21 | 2011-05-06 | Panasonic Corp | Solid-state imaging apparatus and ad conversion method |
JP5498304B2 (en) * | 2010-01-13 | 2014-05-21 | キヤノン株式会社 | Imaging system and imaging apparatus |
JP5632660B2 (en) * | 2010-06-18 | 2014-11-26 | キヤノン株式会社 | AD converter and solid-state imaging device using the same |
JP5500034B2 (en) * | 2010-10-06 | 2014-05-21 | リコーイメージング株式会社 | An imaging device equipped with a camera shake correction mechanism |
JP5804780B2 (en) * | 2011-06-03 | 2015-11-04 | キヤノン株式会社 | Solid-state imaging device |
JP2013012966A (en) * | 2011-06-30 | 2013-01-17 | Olympus Corp | Imaging apparatus |
JP5762199B2 (en) | 2011-07-28 | 2015-08-12 | キヤノン株式会社 | Solid-state imaging device |
JP5868065B2 (en) * | 2011-08-05 | 2016-02-24 | キヤノン株式会社 | Imaging device |
JP5901186B2 (en) | 2011-09-05 | 2016-04-06 | キヤノン株式会社 | Solid-state imaging device and driving method thereof |
JP5858695B2 (en) | 2011-09-08 | 2016-02-10 | キヤノン株式会社 | Solid-state imaging device and driving method of solid-state imaging device |
JP5806566B2 (en) | 2011-09-15 | 2015-11-10 | キヤノン株式会社 | A / D converter and solid-state imaging device |
JP5801665B2 (en) | 2011-09-15 | 2015-10-28 | キヤノン株式会社 | Solid-state imaging device, A / D converter and control method thereof |
JP5901212B2 (en) | 2011-10-07 | 2016-04-06 | キヤノン株式会社 | Photoelectric conversion system |
JP5930651B2 (en) | 2011-10-07 | 2016-06-08 | キヤノン株式会社 | Solid-state imaging device |
JP5484422B2 (en) | 2011-10-07 | 2014-05-07 | キヤノン株式会社 | Solid-state imaging device |
US9893736B2 (en) * | 2012-04-09 | 2018-02-13 | Sharp Kabushiki Kaisha | Analog to digital conversion device, illuminance sensor device, and electronic apparatus comprising the illuminance sensor device |
JP6319946B2 (en) | 2013-04-18 | 2018-05-09 | キヤノン株式会社 | Solid-state imaging device and imaging system |
JP6100074B2 (en) | 2013-04-25 | 2017-03-22 | キヤノン株式会社 | Photoelectric conversion device and imaging system |
JP6274788B2 (en) | 2013-08-28 | 2018-02-07 | キヤノン株式会社 | Imaging apparatus, imaging system, and driving method of imaging apparatus |
JP5886806B2 (en) | 2013-09-17 | 2016-03-16 | キヤノン株式会社 | Solid-state imaging device |
JP6239975B2 (en) | 2013-12-27 | 2017-11-29 | キヤノン株式会社 | Solid-state imaging device and imaging system using the same |
JP6494160B2 (en) * | 2013-12-27 | 2019-04-03 | キヤノン株式会社 | Imaging apparatus and control method thereof |
JP6412328B2 (en) | 2014-04-01 | 2018-10-24 | キヤノン株式会社 | Solid-state imaging device and camera |
US9979916B2 (en) | 2014-11-21 | 2018-05-22 | Canon Kabushiki Kaisha | Imaging apparatus and imaging system |
JP6886267B2 (en) * | 2016-10-13 | 2021-06-16 | ソニーセミコンダクタソリューションズ株式会社 | Image sensor and image sensor |
WO2018182402A1 (en) | 2017-03-31 | 2018-10-04 | Teledyne Dalsa B.V. | Analog-to-digital converter using charge packets |
KR102474449B1 (en) * | 2018-03-07 | 2022-12-06 | 삼성전자주식회사 | Image sensor and electronic system including the same |
Citations (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6188094B1 (en) * | 1998-03-19 | 2001-02-13 | Canon Kabushiki Kaisha | Solid-state image pickup device |
US6538591B2 (en) * | 2000-09-07 | 2003-03-25 | Canon Kabushiki Kaisha | Signal transfer apparatus, and imaging apparatus and radiation image pick-up system using it |
US6671990B1 (en) * | 2002-02-13 | 2004-01-06 | Vern H. Booth | Rifle handguard system with single end attachment |
US20050174552A1 (en) * | 2004-02-06 | 2005-08-11 | Canon Kabushiki Kaisha | Image pick-up apparatus and image pick-up system |
US6946637B2 (en) * | 1997-09-29 | 2005-09-20 | Canon Kabushiki Kaisha | Image sensing device using MOS type image sensing elements |
US6960751B2 (en) * | 2002-02-27 | 2005-11-01 | Canon Kabushiki Kaisha | Photoelectric conversion device |
US20060290552A1 (en) * | 2005-06-23 | 2006-12-28 | Roh Jae S | CMOS Image Capture Device with Self-Correcting Gain Characteristic |
US20070046795A1 (en) * | 2004-06-07 | 2007-03-01 | Canon Kabushiki Kaisha | Image pickup device and image pickup system |
US20070080842A1 (en) * | 2003-10-29 | 2007-04-12 | National University Corporation Shizuola Universit | A/d conversion array and image sensor |
US20070205439A1 (en) * | 2006-03-06 | 2007-09-06 | Canon Kabushiki Kaisha | Image pickup apparatus and image pickup system |
US7283305B2 (en) * | 2003-12-03 | 2007-10-16 | Canon Kabushiki Kaisha | Solid state image pickup device, method for producing the same, and image pickup system comprising the solid state image pickup device |
US20080197267A1 (en) * | 2004-05-10 | 2008-08-21 | Seiichiro Mizuno | Photo Detector Apparatus |
US20080231491A1 (en) * | 2004-11-08 | 2008-09-25 | Yoshinori Muramatsu | Analog-to-Digital Conversion Method, Analog-to-Digital Converter, Semiconductor Device for Detecting Distribution of Physical Quantity, and Electronic Apparatus |
US7429764B2 (en) * | 2002-02-27 | 2008-09-30 | Canon Kabushiki Kaisha | Signal processing device and image pickup apparatus using the same |
US20080273093A1 (en) * | 2007-05-02 | 2008-11-06 | Canon Kabushiki Kaisha | Solid-state image sensing device and image sensing system |
US7492400B2 (en) * | 2004-06-01 | 2009-02-17 | The Board Of Trustees Of The Leland Stanford Junior University | Adaptive pixel for high dynamic range and disturbance detection and correction |
US7531855B2 (en) * | 2006-02-17 | 2009-05-12 | Hynix Semiconductor Inc. | Multi-chip device and method for manufacturing the same |
US7538804B2 (en) * | 2004-02-02 | 2009-05-26 | Canon Kabushiki Kaisha | Solid state image pick-up device and image pick-up system |
US7557847B2 (en) * | 2004-02-13 | 2009-07-07 | Canon Kabushiki Kaisha | Image pickup apparatus and system with low parasitic capacitance between floating diffusion area of a pixel and output line of an adjacent pixel |
US20090219429A1 (en) * | 2008-02-28 | 2009-09-03 | Canon Kabushiki Kaisha | Solid-state imaging apparatus, method of driving solid-state imaging apparatus, and imaging system |
US20090237543A1 (en) * | 2008-03-19 | 2009-09-24 | Canon Kabushiki Kaisha | Solid-state image pickup apparatus |
US20090303364A1 (en) * | 2008-06-06 | 2009-12-10 | Canon Kabushiki Kaisha | Solid-state imaging apparatus |
US7638826B2 (en) * | 2004-09-01 | 2009-12-29 | Canon Kabushiki Kaisha | Imaging device and imaging system |
US20100060762A1 (en) * | 2008-09-10 | 2010-03-11 | Canon Kabushiki Kaisha | Photoelectric conversion apparatus and imaging system |
US20100110257A1 (en) * | 2008-10-31 | 2010-05-06 | Canon Kabushiki Kaisha | Solid-state image pickup apparatus, image pickup system, and driving method of the solid-state image pickup apparatus |
US20100149394A1 (en) * | 2008-12-17 | 2010-06-17 | Canon Kabushiki Kaisha | Solid-state imaging apparatus and imaging system using the solid-state imaging apparatus |
US7755688B2 (en) * | 2006-08-31 | 2010-07-13 | Canon Kabushiki Kaisha | Photoelectric conversion device and image sensing system |
US20100253821A1 (en) * | 2009-04-02 | 2010-10-07 | Sony Corporation | Solid state imaging device, imaging apparatus, electronic apparatus, AD converter, and AD conversion method |
US7812876B2 (en) * | 2006-07-26 | 2010-10-12 | Canon Kabushiki Kaisha | Photoelectric conversion device and image capturing device with variable amplifier for amplifying signal by a selected gain |
US7812873B2 (en) * | 2004-09-01 | 2010-10-12 | Canon Kabushiki Kaisha | Image pickup device and image pickup system |
US20100271247A1 (en) * | 2005-12-08 | 2010-10-28 | Samsung Electronics Co., Ltd. | Signal generator and method for generating signals for reducing noise in signals |
US20100295978A1 (en) * | 2009-05-19 | 2010-11-25 | Canon Kabushiki Kaisha | Solid-state imaging apparatus |
US20110102654A1 (en) * | 2004-01-29 | 2011-05-05 | Canon Kabushiki Kaisha | Image capture device having amplification circuit for amplifying signal from photoelectric conversion portion |
US20110228152A1 (en) * | 2006-11-13 | 2011-09-22 | Yoshitaka Egawa | Solid-state image sensing device |
US20110233381A1 (en) * | 2009-09-28 | 2011-09-29 | Olympus Corporation | Photoelectric conversion device |
US8072527B2 (en) * | 2008-06-23 | 2011-12-06 | Konica Minolta Business Technologies, Inc. | Solid state image sensing device |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11261046A (en) | 1998-03-12 | 1999-09-24 | Canon Inc | Solid-state image pickup device |
JP3507800B2 (en) * | 2001-02-02 | 2004-03-15 | 有限会社リニアセル・デザイン | Analog-digital converter and image sensor using the same |
JP4514188B2 (en) | 2003-11-10 | 2010-07-28 | キヤノン株式会社 | Photoelectric conversion device and imaging device |
JP4366646B2 (en) * | 2003-11-21 | 2009-11-18 | 忠 杉木 | AD conversion circuit and solid-state imaging device |
JP4140528B2 (en) * | 2004-01-30 | 2008-08-27 | 株式会社デンソー | A / D converter |
JP4928069B2 (en) | 2004-06-07 | 2012-05-09 | キヤノン株式会社 | Imaging apparatus and imaging system |
JP4855704B2 (en) * | 2005-03-31 | 2012-01-18 | 株式会社東芝 | Solid-state imaging device |
RU2299521C1 (en) * | 2005-10-24 | 2007-05-20 | Государственное образовательное учреждение высшего профессионального образования "Курский государственный технический университет" | Single-crystal adaptive video sensor |
JP4744343B2 (en) * | 2006-04-10 | 2011-08-10 | ソニー株式会社 | Solid-state imaging device and driving method of solid-state imaging device |
JP4827627B2 (en) * | 2006-06-16 | 2011-11-30 | キヤノン株式会社 | Imaging apparatus and processing method thereof |
JP2008058940A (en) | 2006-08-02 | 2008-03-13 | Sony Corp | Display apparatus, drive method for the display apparatus and electronic apparatus |
JP4325681B2 (en) * | 2007-02-13 | 2009-09-02 | ソニー株式会社 | Solid-state imaging device, imaging device |
JP5094498B2 (en) * | 2008-03-27 | 2012-12-12 | キヤノン株式会社 | Solid-state imaging device and imaging system |
-
2008
- 2008-03-27 JP JP2008084109A patent/JP5094498B2/en not_active Expired - Fee Related
-
2009
- 2009-02-26 RU RU2010143909/08A patent/RU2471286C2/en not_active IP Right Cessation
- 2009-02-26 KR KR1020107023350A patent/KR101215142B1/en active IP Right Grant
- 2009-02-26 US US12/920,617 patent/US8208055B2/en not_active Expired - Fee Related
- 2009-02-26 CN CN2009801101990A patent/CN101978603B/en not_active Expired - Fee Related
- 2009-02-26 EP EP09723952A patent/EP2272168A1/en not_active Withdrawn
- 2009-02-26 WO PCT/JP2009/054098 patent/WO2009119270A1/en active Application Filing
-
2012
- 2012-05-07 US US13/465,516 patent/US8427565B2/en not_active Expired - Fee Related
Patent Citations (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6946637B2 (en) * | 1997-09-29 | 2005-09-20 | Canon Kabushiki Kaisha | Image sensing device using MOS type image sensing elements |
US6605850B1 (en) * | 1998-03-19 | 2003-08-12 | Canon Kabushiki Kaisha | Solid-state image pickup device using layers having different refractive indices |
US6188094B1 (en) * | 1998-03-19 | 2001-02-13 | Canon Kabushiki Kaisha | Solid-state image pickup device |
US6538591B2 (en) * | 2000-09-07 | 2003-03-25 | Canon Kabushiki Kaisha | Signal transfer apparatus, and imaging apparatus and radiation image pick-up system using it |
US6671990B1 (en) * | 2002-02-13 | 2004-01-06 | Vern H. Booth | Rifle handguard system with single end attachment |
US6960751B2 (en) * | 2002-02-27 | 2005-11-01 | Canon Kabushiki Kaisha | Photoelectric conversion device |
US7429764B2 (en) * | 2002-02-27 | 2008-09-30 | Canon Kabushiki Kaisha | Signal processing device and image pickup apparatus using the same |
US7547871B2 (en) * | 2002-02-27 | 2009-06-16 | Canon Kabushiki Kaisha | Photoelectric conversion device |
US20070080842A1 (en) * | 2003-10-29 | 2007-04-12 | National University Corporation Shizuola Universit | A/d conversion array and image sensor |
US7646493B2 (en) * | 2003-12-03 | 2010-01-12 | Canon Kabushiki Kaisha | Solid state image pickup device, method for producing the same, and image pickup system comprising the solid state image pickup device |
US7283305B2 (en) * | 2003-12-03 | 2007-10-16 | Canon Kabushiki Kaisha | Solid state image pickup device, method for producing the same, and image pickup system comprising the solid state image pickup device |
US20110102654A1 (en) * | 2004-01-29 | 2011-05-05 | Canon Kabushiki Kaisha | Image capture device having amplification circuit for amplifying signal from photoelectric conversion portion |
US7538804B2 (en) * | 2004-02-02 | 2009-05-26 | Canon Kabushiki Kaisha | Solid state image pick-up device and image pick-up system |
US20050174552A1 (en) * | 2004-02-06 | 2005-08-11 | Canon Kabushiki Kaisha | Image pick-up apparatus and image pick-up system |
US20090201406A1 (en) * | 2004-02-13 | 2009-08-13 | Canon Kabushiki Kaisha | Solid state image pickup apparatus and image pickup system |
US7557847B2 (en) * | 2004-02-13 | 2009-07-07 | Canon Kabushiki Kaisha | Image pickup apparatus and system with low parasitic capacitance between floating diffusion area of a pixel and output line of an adjacent pixel |
US20080197267A1 (en) * | 2004-05-10 | 2008-08-21 | Seiichiro Mizuno | Photo Detector Apparatus |
US7492400B2 (en) * | 2004-06-01 | 2009-02-17 | The Board Of Trustees Of The Leland Stanford Junior University | Adaptive pixel for high dynamic range and disturbance detection and correction |
US20070046795A1 (en) * | 2004-06-07 | 2007-03-01 | Canon Kabushiki Kaisha | Image pickup device and image pickup system |
US20090251578A1 (en) * | 2004-06-07 | 2009-10-08 | Canon Kabushiki Kaisha | Image pickup device and image pickup system |
US7633539B2 (en) * | 2004-06-07 | 2009-12-15 | Canon Kabushiki Kaisha | Image pickup device with analog-to-digital converter |
US7812873B2 (en) * | 2004-09-01 | 2010-10-12 | Canon Kabushiki Kaisha | Image pickup device and image pickup system |
US7638826B2 (en) * | 2004-09-01 | 2009-12-29 | Canon Kabushiki Kaisha | Imaging device and imaging system |
US20100060763A1 (en) * | 2004-09-01 | 2010-03-11 | Canon Kabushiki Kaisha | Imaging device and imaging system |
US20080231491A1 (en) * | 2004-11-08 | 2008-09-25 | Yoshinori Muramatsu | Analog-to-Digital Conversion Method, Analog-to-Digital Converter, Semiconductor Device for Detecting Distribution of Physical Quantity, and Electronic Apparatus |
US20060290552A1 (en) * | 2005-06-23 | 2006-12-28 | Roh Jae S | CMOS Image Capture Device with Self-Correcting Gain Characteristic |
US20100271247A1 (en) * | 2005-12-08 | 2010-10-28 | Samsung Electronics Co., Ltd. | Signal generator and method for generating signals for reducing noise in signals |
US7531855B2 (en) * | 2006-02-17 | 2009-05-12 | Hynix Semiconductor Inc. | Multi-chip device and method for manufacturing the same |
US20070205439A1 (en) * | 2006-03-06 | 2007-09-06 | Canon Kabushiki Kaisha | Image pickup apparatus and image pickup system |
US7812876B2 (en) * | 2006-07-26 | 2010-10-12 | Canon Kabushiki Kaisha | Photoelectric conversion device and image capturing device with variable amplifier for amplifying signal by a selected gain |
US7755688B2 (en) * | 2006-08-31 | 2010-07-13 | Canon Kabushiki Kaisha | Photoelectric conversion device and image sensing system |
US20100238333A1 (en) * | 2006-08-31 | 2010-09-23 | Canon Kabushiki Kaisha | Photoelectric conversion device and image sensing system |
US20110228152A1 (en) * | 2006-11-13 | 2011-09-22 | Yoshitaka Egawa | Solid-state image sensing device |
US20080273093A1 (en) * | 2007-05-02 | 2008-11-06 | Canon Kabushiki Kaisha | Solid-state image sensing device and image sensing system |
US20090219429A1 (en) * | 2008-02-28 | 2009-09-03 | Canon Kabushiki Kaisha | Solid-state imaging apparatus, method of driving solid-state imaging apparatus, and imaging system |
US20090237543A1 (en) * | 2008-03-19 | 2009-09-24 | Canon Kabushiki Kaisha | Solid-state image pickup apparatus |
US20090303364A1 (en) * | 2008-06-06 | 2009-12-10 | Canon Kabushiki Kaisha | Solid-state imaging apparatus |
US8072527B2 (en) * | 2008-06-23 | 2011-12-06 | Konica Minolta Business Technologies, Inc. | Solid state image sensing device |
US20100060762A1 (en) * | 2008-09-10 | 2010-03-11 | Canon Kabushiki Kaisha | Photoelectric conversion apparatus and imaging system |
US20100110257A1 (en) * | 2008-10-31 | 2010-05-06 | Canon Kabushiki Kaisha | Solid-state image pickup apparatus, image pickup system, and driving method of the solid-state image pickup apparatus |
US20100149394A1 (en) * | 2008-12-17 | 2010-06-17 | Canon Kabushiki Kaisha | Solid-state imaging apparatus and imaging system using the solid-state imaging apparatus |
US20100253821A1 (en) * | 2009-04-02 | 2010-10-07 | Sony Corporation | Solid state imaging device, imaging apparatus, electronic apparatus, AD converter, and AD conversion method |
US20100295978A1 (en) * | 2009-05-19 | 2010-11-25 | Canon Kabushiki Kaisha | Solid-state imaging apparatus |
US20110233381A1 (en) * | 2009-09-28 | 2011-09-29 | Olympus Corporation | Photoelectric conversion device |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8208055B2 (en) * | 2008-03-27 | 2012-06-26 | Canon Kabushiki Kaisha | Solid-state imaging apparatus and imaging system |
US8427565B2 (en) | 2008-03-27 | 2013-04-23 | Canon Kabushiki Kaisha | Solid-state imaging apparatus and imaging system |
US9560300B2 (en) | 2009-03-13 | 2017-01-31 | Renesas Electronics Corporation | Analog to digital converter for solid-state image pickup device |
US20100231768A1 (en) * | 2009-03-13 | 2010-09-16 | Renesas Technology Corp. | Solid-state image pickup device |
US8736732B2 (en) * | 2009-03-13 | 2014-05-27 | Renesas Electronics Corporation | Analog to digital converter for solid-state image pickup device |
US9300892B2 (en) | 2009-03-13 | 2016-03-29 | Renesas Electronics Corporation | Analog to digital converter for solid-state image pickup device |
US8896733B2 (en) * | 2011-01-21 | 2014-11-25 | Aptina Imaging Corporation | Imaging system with automatic conversion gain selection |
JP2012199769A (en) * | 2011-03-22 | 2012-10-18 | Canon Inc | Ad conversion circuit, photoelectric conversion device, imaging system, and method of driving ad conversion circuit |
DE102012213083B4 (en) * | 2011-10-07 | 2020-02-06 | Aptina Imaging Corporation | Imaging systems with selectable column power control |
US20130341489A1 (en) * | 2012-06-22 | 2013-12-26 | Canon Kabushiki Kaisha | Solid-state imaging device |
US9407839B2 (en) * | 2012-06-22 | 2016-08-02 | Canon Kabushiki Kaisha | Solid-state imaging device |
US9277147B2 (en) | 2013-08-23 | 2016-03-01 | Semiconductor Components Industries, Llc | Multimode pixel readout for enhanced dynamic range |
US20170187975A1 (en) * | 2014-06-03 | 2017-06-29 | Sony Corporation | Signal processing apparatus, control method, image sensor, and electronic apparatus |
US10084981B2 (en) * | 2014-06-03 | 2018-09-25 | Sony Semiconductor Solutions Corporation | Signal processing apparatus, control method, image sensor, and electronic apparatus |
US9762809B2 (en) * | 2015-08-28 | 2017-09-12 | Renesas Electronics Corporation | Semiconductor device |
US9986172B2 (en) | 2015-08-28 | 2018-05-29 | Renesas Electronics Corporation | Semiconductor device including control signal generating circuit |
US20190082134A1 (en) * | 2017-09-14 | 2019-03-14 | Sharp Kabushiki Kaisha | Ad converter and solid-state imaging device |
US10868995B2 (en) * | 2017-09-14 | 2020-12-15 | Sharp Kabushiki Kaisha | AD converter and solid-state imaging device |
Also Published As
Publication number | Publication date |
---|---|
CN101978603A (en) | 2011-02-16 |
JP5094498B2 (en) | 2012-12-12 |
WO2009119270A1 (en) | 2009-10-01 |
RU2471286C2 (en) | 2012-12-27 |
KR20100129321A (en) | 2010-12-08 |
JP2009239694A (en) | 2009-10-15 |
US8208055B2 (en) | 2012-06-26 |
KR101215142B1 (en) | 2012-12-24 |
US8427565B2 (en) | 2013-04-23 |
RU2010143909A (en) | 2012-05-10 |
US20120217379A1 (en) | 2012-08-30 |
CN101978603B (en) | 2013-07-31 |
EP2272168A1 (en) | 2011-01-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8208055B2 (en) | Solid-state imaging apparatus and imaging system | |
US7567280B2 (en) | Solid-state imaging device, analogue-digital converting method in solid-state imaging device and imaging apparatus | |
EP2579461B1 (en) | Ramp signal output circuit, analog-to-digital conversion circuit, imaging device, method for driving ramp signal output circuit, method for driving analog-to-digital conversion circuit, and method for driving imaging device | |
US9083906B2 (en) | A/D converter and solid-state imaging apparatus with offset voltage correction | |
US8269872B2 (en) | Analog-to-digital converter, analog-to-digital converting method, solid-state image pickup device, and camera system | |
US8779346B2 (en) | Digital pixel sensor with reduced noise | |
US8421889B2 (en) | Image pickup apparatus, image pickup system, and method of the image pickup apparatus having pixel array for outputting an analog signal | |
US9635296B2 (en) | Solid-state imaging device | |
US8111312B2 (en) | Solid-state imaging device, method of driving the same, and camera | |
TWI615031B (en) | Signal processing device and method, imaging element and imaging device | |
US20090322577A1 (en) | Low-power column parallel cyclic analog-to-digital converter | |
US9258505B2 (en) | Imaging apparatus, imaging system, method for driving imaging apparatus, and method for driving imaging system | |
CN101557462A (en) | Efficient wide-range and high-resolution black level and offset calibration system | |
JP7214622B2 (en) | Solid-state imaging device and camera system using the same | |
US10834353B2 (en) | Image sensor and control method therefor, and image capturing apparatus | |
US20230412947A1 (en) | Solid-state image sensor, imaging device, and ad converter | |
WO2020090166A1 (en) | Signal processing device, image sensor, image capture device, and information processing device | |
WO2023281832A1 (en) | Imaging device | |
US9462204B2 (en) | Analog to digital converter for imaging device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CANON KABUSHIKI KAISHA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HIYAMA, HIROKI;REEL/FRAME:025207/0356 Effective date: 20100705 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20200626 |