US20100200949A1 - Method for tuning the threshold voltage of a metal gate and high-k device - Google Patents
Method for tuning the threshold voltage of a metal gate and high-k device Download PDFInfo
- Publication number
- US20100200949A1 US20100200949A1 US12/370,024 US37002409A US2010200949A1 US 20100200949 A1 US20100200949 A1 US 20100200949A1 US 37002409 A US37002409 A US 37002409A US 2010200949 A1 US2010200949 A1 US 2010200949A1
- Authority
- US
- United States
- Prior art keywords
- wafer
- deep trench
- silicon
- substrate
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 56
- 229910052751 metal Inorganic materials 0.000 title claims description 15
- 239000002184 metal Substances 0.000 title claims description 15
- 239000003990 capacitor Substances 0.000 claims abstract description 57
- 239000000758 substrate Substances 0.000 claims abstract description 42
- 235000012431 wafers Nutrition 0.000 claims description 94
- 239000004020 conductor Substances 0.000 claims description 18
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical group [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 11
- 229910052710 silicon Inorganic materials 0.000 claims description 11
- 239000010703 silicon Substances 0.000 claims description 11
- 238000011049 filling Methods 0.000 claims description 10
- 239000010949 copper Substances 0.000 claims description 9
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 8
- 238000005229 chemical vapour deposition Methods 0.000 claims description 7
- 238000000151 deposition Methods 0.000 claims description 7
- 239000012811 non-conductive material Substances 0.000 claims description 5
- 229920005591 polysilicon Polymers 0.000 claims description 5
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 4
- 238000000231 atomic layer deposition Methods 0.000 claims description 4
- 229910052802 copper Inorganic materials 0.000 claims description 4
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 claims description 4
- 238000001289 rapid thermal chemical vapour deposition Methods 0.000 claims description 4
- 235000012239 silicon dioxide Nutrition 0.000 claims description 4
- 239000000377 silicon dioxide Substances 0.000 claims description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 4
- 229910052721 tungsten Inorganic materials 0.000 claims description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 3
- 239000000853 adhesive Substances 0.000 claims description 3
- 230000001070 adhesive effect Effects 0.000 claims description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 3
- 239000010937 tungsten Substances 0.000 claims description 3
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 claims description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims description 2
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 claims description 2
- 238000009792 diffusion process Methods 0.000 claims description 2
- 229910052735 hafnium Inorganic materials 0.000 claims description 2
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 claims description 2
- 229910000449 hafnium oxide Inorganic materials 0.000 claims description 2
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 claims description 2
- 239000012212 insulator Substances 0.000 claims description 2
- 238000005468 ion implantation Methods 0.000 claims description 2
- 150000002500 ions Chemical class 0.000 claims description 2
- 230000003647 oxidation Effects 0.000 claims description 2
- 238000007254 oxidation reaction Methods 0.000 claims description 2
- 239000002019 doping agent Substances 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 239000007795 chemical reaction product Substances 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000000227 grinding Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- 241000724291 Tobacco streak virus Species 0.000 description 1
- 238000004026 adhesive bonding Methods 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000005224 laser annealing Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000000992 sputter etching Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/92—Capacitors having potential barriers
- H01L29/94—Metal-insulator-semiconductors, e.g. MOS
- H01L29/945—Trench capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/07—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common
- H01L27/0705—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type
- H01L27/0727—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type in combination with diodes, or capacitors or resistors
- H01L27/0733—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type in combination with diodes, or capacitors or resistors in combination with capacitors only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/66181—Conductor-insulator-semiconductor capacitors, e.g. trench capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0605—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits made of compound material, e.g. AIIIBV
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/90—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
Definitions
- the present invention relates generally to a method for forming a capacitor and, more specifically, to a method for forming a deep trench capacitor.
- a method of forming a deep trench capacitor includes providing a first wafer, the first wafer having a front side and a back side and including a substrate.
- the method includes forming devices on the front side of the first wafer.
- the method includes forming a through-silicon-via on the substrate.
- the method further includes forming a deep trench on the back side of the first wafer.
- the method also includes forming a deep trench capacitor in the deep trench, wherein the through-silicon-via connects the deep trench capacitor to the devices.
- a method of forming a deep trench capacitor includes providing a first wafer and a second wafer.
- the method includes bonding the first wafer to the second wafer.
- the method includes fabricating a through-silicon-via in the first and second wafers.
- the method includes metalizing the through-silicon-via.
- the method includes forming a recess above the through-silicon-via.
- the method includes filling the recess with a non-conductive material.
- the method includes forming a deep trench in a substrate on the second wafer.
- the method further includes forming a buried plate in the substrate, wherein the through-silicon-via contacts the buried plate and wiring on the first wafer.
- the method also includes filling the deep trench with a conductive material.
- a deep trench capacitor in a yet further aspect of the invention, includes a wafer.
- the deep trench capacitor includes devices formed on a front side of the wafer.
- the deep trench capacitor includes a through-silicon-via formed on a substrate of the wafer.
- the deep trench capacitor further includes a deep trench formed on a back side of the wafer.
- the deep trench capacitor also includes a deep trench capacitor formed in the deep trench, wherein the through-silicon-via connects the deep trench capacitor to the devices.
- a deep trench capacitor in another aspect of the invention, includes a substrate.
- the deep trench capacitor includes a through-silicon-via formed on the substrate.
- the deep trench capacitor includes a pad layer deposited on the substrate.
- the deep trench capacitor includes a deep trench formed in the substrate.
- the deep trench capacitor includes a buried plate formed in the substrate, wherein the buried plate is electrically connected to the through-silicon-via.
- the deep trench capacitor includes a node dielectric layer deposited in the deep trench.
- the deep trench capacitor further includes a conductive material filling the deep trench.
- the deep trench capacitor also includes a conductive layer deposited over the pad layer and the conductive material.
- a deep trench capacitor in another aspect of the invention, includes a first wafer bonded to a second wafer.
- the deep trench capacitor includes a through-silicon-via fabricated in the first and second wafers, wherein the through-silicon-via is metalized.
- the deep trench capacitor includes a deep trench formed in a substrate of the second wafer.
- the deep trench capacitor includes a buried plate formed in the substrate, wherein the through-silicon-via contacts the buried plate and wiring on the first wafer.
- the deep trench capacitor further includes a recess above the through-silicon-via, wherein the recess is filled with a non-conductive material.
- the deep trench capacitor also includes a conductive material filling the deep trench.
- FIGS. 1-3 show a starting structure and prior art processing steps
- FIGS. 4-6 show processing steps and intermediate structures in accordance with an embodiment of the invention
- FIG. 7 shows processing steps and a final structure in accordance with an embodiment of the invention
- FIG. 8 shows a final structure in accordance with a second embodiment of the invention.
- FIG. 9 shows a final structure in accordance with a third embodiment of the invention.
- Substrate 110 may be silicon, silicon-on-insulator, gallium arsenide or other substrate known in the art.
- the wafer 100 may be bonded to a second handle wafer 200 using standard processes, such as temporary adhesive bonding.
- handle wafer 200 allows wafer 100 to be thinned down, enabling a shorter through silicon via.
- silicon is thinned from a back side of wafer 100 to expose the through-silicon-via 120 .
- the silicon is thinned using standard processes such as wafer grinding, chemical-mechanical polish (CMP) or chemical or ion etching and the like.
- a pad layer 130 is deposited on top of the substrate 110 .
- Pad layer 130 may be deposited by chemical vapor deposition (CVD), rapid thermal chemical vapor deposition (RTCVD), plasma enhanced chemical vapor deposition (PECVD), atomic layer deposition (ALD) or other methods.
- Pad layer 130 may be silicon nitride, silicon dioxide, polysilicon or other materials or combination of materials.
- Deep trenches 140 are formed on the back side of wafer 100 . Deep trenches 140 may be formed by using the pad layer as a mask, and using a reactive ion etch (RIE) to form the trenches.
- the trenches 140 may be 0.05 micrometers to several micrometers in width, with a depth of 100 nm to 10 um, with a typical aspect ratio of 30-60.
- a buried plate 150 is formed in substrate 110 .
- Buried plate 150 may be formed by plasma doping, thermal diffusion or ion implantation. Preferably the dose of the dopant is sufficient to provide low sheet resistance, such as 10-200 ohms per square. Buried plate 150 is electrically connected to through-silicon-via 120 . Laser annealing or other low thermal budget anneal is performed to activate dopants without distributing devices 125 on a front side of the wafer 100 .
- a node dielectric layer 160 is deposited in the deep trenches 140 .
- Node dielectric layer 160 may be deposited by thermal oxidation or any combination of known or later developed processes, such as CVD.
- Node dielectric layer 160 may include, but is not limited to: silicon dioxide, silicon nitride, silicon oxynitride, hafnium oxide or hafnium silicate.
- Node dielectric layer 160 may be approximately 1 nm to 50 nm thick and preferably about 4 nm thick.
- the deep trenches 140 are filled with a conductive material 170 .
- Conductive material 170 may include, but is not limited to tungsten (W), copper (Cu) or polysilicon (poly-Si).
- a conductive layer 180 is deposited over the pad layer 130 and conductive material 170 and optionally patterned using known methods in the art.
- Conductive layer 180 may include, but is not limited to poly-Si, Cu, W or other conductor.
- conductive layer 180 and conductive material 170 may be done in the same deposition step.
- the conductive layer 180 is connected to ground.
- the other capacitor electrode is electrically connected to the devices 125 on the front side of the wafer 100 by through-silicon-via 120 .
- the deep trench capacitors do not occupy any area on the front side of the wafer 100 .
- the deep trench capacitors may be used for capacitance enhancement.
- a high-k dielectric may be used without the constraint of thermal budget, since there is optionally no thermal budget after the dopant in the trench is activated.
- FIG. 8 shows a final structure in accordance with a second embodiment of the invention.
- Capacitors are placed on a second wafer 200 which is bonded to a first wafer 100 .
- a through-silicon-via contact is formed. Placing the capacitors on the back of the wafer saves valuable FEOL space. If temporary handle wafers were used in fabrication, they are removed leaving the final structure as shown in FIG. 8 .
- First wafer 100 is fabricated using standard processes through the front end of line, the middle of the line and the back end of the line.
- a through-silicon-via (TSV) 800 contacts wiring 801 on first wafer 100 .
- TSV through-silicon-via
- the back side of wafer 100 is then thinned down using standard processes such as grinding, polishing, dry and wet etching and the like.
- the backside surface is then prepared for bonding.
- the bond may be an adhesive bond, an oxide to oxide bond, a metal to metal bond or some combination of those.
- a second wafer 200 is bonded to a handle wafer, thinned as described above and a new backside surface is prepared for bonding. These two pairs of wafers are then bonded together by a bond 802 .
- Bond 802 may be an adhesive bond, an oxide to oxide bond, a metal to metal bond, or some combination of those.
- the handle wafer attached to second wafer 200 is then released.
- TSV 800 is fabricated from second wafer 200 using standard lithography and metallization processes. TSV 800 is placed to connect to the correct termination on first wafer 100 and to form good electrical contact to a buried plate 400 formed in a substrate 300 .
- TSV 800 is metalized, the structure is recessed and filled with a non-conductive material 803 to insulate it from the blanket electrical connection which will be formed on the surface of the substrate.
- Deep trench capacitors 804 are formed on the surface of wafer 200 using standard processes.
- a blanket conductive layer covers the trenches as described previously.
- FIG. 9 shows a final structure in accordance with a third embodiment of the invention. If first wafer 100 and second wafer 200 are bonded using a metal to metal bond (such as Cu to Cu), then the bonding metal 900 on each wafer may be patterned to create open keep out areas 901 which have no metal in the areas where TSV 800 will be processed in subsequent steps. The purpose of the keep out areas is to provide electrical isolation between TSV 800 and the bonding metal 900 as well as to simplify processing of TSVs.
- a metal to metal bond such as Cu to Cu
- the method as described above is used in the fabrication of integrated circuit chips.
- the resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
- the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
- the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
- the end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
A method of forming a deep trench capacitor includes providing a wafer. Devices are formed on a front side of the wafer. A through-silicon-via is formed on a substrate of the wafer. Deep trenches are formed on a back side of the wafer. A deep trench capacitor is formed in the deep trench. The through-silicon-via connects the deep trench capacitor to the devices.
Description
- The present invention relates generally to a method for forming a capacitor and, more specifically, to a method for forming a deep trench capacitor.
- Advancement in chip technology means logic switching and data transfer rates continually increase. This makes power supply decoupling more critical for system performance, yet has the effect of making the problem of power supply decoupling more difficult. Current on-chip decoupling capacitors invariably consume silicon real estate, which can temper area reductions from CMOS scaling. Even back-end-of-the-line (BEOL) capacitors often have requirements on what is placed underneath them. BEOL capacitors can consume wiring channels above or below the capacitor. Conventional deep trench capacitors offer good capacitance density, but consume silicon area. BEOL capacitors typically have low capacitance density compared to front-end-of-the-line (FEOL) capacitors, which benefit from comparatively thinner dielectrics. Therefore, a continuing need exists for technologies which can reduce area consumed by decoupling capacitors.
- In a first aspect of the invention, a method of forming a deep trench capacitor includes providing a first wafer, the first wafer having a front side and a back side and including a substrate. The method includes forming devices on the front side of the first wafer. The method includes forming a through-silicon-via on the substrate. The method further includes forming a deep trench on the back side of the first wafer. The method also includes forming a deep trench capacitor in the deep trench, wherein the through-silicon-via connects the deep trench capacitor to the devices.
- In a further aspect of the invention, a method of forming a deep trench capacitor includes providing a first wafer, the first wafer having a front side and a back side and including a substrate. The method includes forming devices on the front side of the first wafer. The method includes forming a through-silicon-via on the substrate. The method includes thinning silicon from the back side of the first wafer to expose the through-silicon-via. The method includes depositing a pad layer on the substrate. The method includes forming a deep trench on the back side of the first wafer. The method includes forming a buried plate in the substrate, wherein the buried plate contacts the through-silicon-via. The method includes performing an anneal. The method includes depositing a node dielectric layer in the deep trench. The method further includes filling the deep trench with a conductive material. The method also includes depositing a conductive layer over the pad layer and the conductive material.
- In a further aspect of the invention, a method of forming a deep trench capacitor includes providing a first wafer and a second wafer. The method includes bonding the first wafer to the second wafer. The method includes fabricating a through-silicon-via in the first and second wafers. The method includes metalizing the through-silicon-via. The method includes forming a recess above the through-silicon-via. The method includes filling the recess with a non-conductive material. The method includes forming a deep trench in a substrate on the second wafer. The method further includes forming a buried plate in the substrate, wherein the through-silicon-via contacts the buried plate and wiring on the first wafer. The method also includes filling the deep trench with a conductive material.
- In a yet further aspect of the invention, a deep trench capacitor includes a wafer. The deep trench capacitor includes devices formed on a front side of the wafer. The deep trench capacitor includes a through-silicon-via formed on a substrate of the wafer. The deep trench capacitor further includes a deep trench formed on a back side of the wafer. The deep trench capacitor also includes a deep trench capacitor formed in the deep trench, wherein the through-silicon-via connects the deep trench capacitor to the devices.
- In another aspect of the invention, a deep trench capacitor includes a substrate. The deep trench capacitor includes a through-silicon-via formed on the substrate. The deep trench capacitor includes a pad layer deposited on the substrate. The deep trench capacitor includes a deep trench formed in the substrate. The deep trench capacitor includes a buried plate formed in the substrate, wherein the buried plate is electrically connected to the through-silicon-via. The deep trench capacitor includes a node dielectric layer deposited in the deep trench. The deep trench capacitor further includes a conductive material filling the deep trench. The deep trench capacitor also includes a conductive layer deposited over the pad layer and the conductive material.
- In another aspect of the invention, a deep trench capacitor includes a first wafer bonded to a second wafer. The deep trench capacitor includes a through-silicon-via fabricated in the first and second wafers, wherein the through-silicon-via is metalized. The deep trench capacitor includes a deep trench formed in a substrate of the second wafer. The deep trench capacitor includes a buried plate formed in the substrate, wherein the through-silicon-via contacts the buried plate and wiring on the first wafer. The deep trench capacitor further includes a recess above the through-silicon-via, wherein the recess is filled with a non-conductive material. The deep trench capacitor also includes a conductive material filling the deep trench.
- The present invention is described in the detailed description below, in reference to the accompanying drawings that depict non-limiting examples of exemplary embodiments of the present invention.
-
FIGS. 1-3 show a starting structure and prior art processing steps; -
FIGS. 4-6 show processing steps and intermediate structures in accordance with an embodiment of the invention; -
FIG. 7 shows processing steps and a final structure in accordance with an embodiment of the invention; -
FIG. 8 shows a final structure in accordance with a second embodiment of the invention; and -
FIG. 9 shows a final structure in accordance with a third embodiment of the invention. - Referring to
FIG. 1 , standard processes are used to formdevices 125 and a through-silicon-via 120 on asubstrate 110 of awafer 100.Substrate 110 may be silicon, silicon-on-insulator, gallium arsenide or other substrate known in the art. - Referring to
FIG. 2 , optionally thewafer 100 may be bonded to asecond handle wafer 200 using standard processes, such as temporary adhesive bonding. Usinghandle wafer 200 allowswafer 100 to be thinned down, enabling a shorter through silicon via. - Referring to
FIG. 3 , silicon is thinned from a back side ofwafer 100 to expose the through-silicon-via 120. The silicon is thinned using standard processes such as wafer grinding, chemical-mechanical polish (CMP) or chemical or ion etching and the like. - Referring to
FIG. 4 , apad layer 130 is deposited on top of thesubstrate 110.Pad layer 130 may be deposited by chemical vapor deposition (CVD), rapid thermal chemical vapor deposition (RTCVD), plasma enhanced chemical vapor deposition (PECVD), atomic layer deposition (ALD) or other methods.Pad layer 130 may be silicon nitride, silicon dioxide, polysilicon or other materials or combination of materials.Deep trenches 140 are formed on the back side ofwafer 100.Deep trenches 140 may be formed by using the pad layer as a mask, and using a reactive ion etch (RIE) to form the trenches. Thetrenches 140 may be 0.05 micrometers to several micrometers in width, with a depth of 100 nm to 10 um, with a typical aspect ratio of 30-60. - Referring to
FIG. 5 , a buriedplate 150 is formed insubstrate 110. Buriedplate 150 may be formed by plasma doping, thermal diffusion or ion implantation. Preferably the dose of the dopant is sufficient to provide low sheet resistance, such as 10-200 ohms per square. Buriedplate 150 is electrically connected to through-silicon-via 120. Laser annealing or other low thermal budget anneal is performed to activate dopants without distributingdevices 125 on a front side of thewafer 100. - Referring to
FIG. 6 , anode dielectric layer 160 is deposited in thedeep trenches 140.Node dielectric layer 160 may be deposited by thermal oxidation or any combination of known or later developed processes, such as CVD.Node dielectric layer 160 may include, but is not limited to: silicon dioxide, silicon nitride, silicon oxynitride, hafnium oxide or hafnium silicate.Node dielectric layer 160 may be approximately 1 nm to 50 nm thick and preferably about 4 nm thick. Thedeep trenches 140 are filled with aconductive material 170.Conductive material 170 may include, but is not limited to tungsten (W), copper (Cu) or polysilicon (poly-Si). - Referring to
FIG. 7 , the final structure is shown. Aconductive layer 180 is deposited over thepad layer 130 andconductive material 170 and optionally patterned using known methods in the art.Conductive layer 180 may include, but is not limited to poly-Si, Cu, W or other conductor. Optionally,conductive layer 180 andconductive material 170 may be done in the same deposition step. Theconductive layer 180 is connected to ground. The other capacitor electrode is electrically connected to thedevices 125 on the front side of thewafer 100 by through-silicon-via 120. The deep trench capacitors do not occupy any area on the front side of thewafer 100. The deep trench capacitors may be used for capacitance enhancement. A high-k dielectric may be used without the constraint of thermal budget, since there is optionally no thermal budget after the dopant in the trench is activated. -
FIG. 8 shows a final structure in accordance with a second embodiment of the invention. Capacitors are placed on asecond wafer 200 which is bonded to afirst wafer 100. A through-silicon-via contact is formed. Placing the capacitors on the back of the wafer saves valuable FEOL space. If temporary handle wafers were used in fabrication, they are removed leaving the final structure as shown inFIG. 8 .First wafer 100 is fabricated using standard processes through the front end of line, the middle of the line and the back end of the line. A through-silicon-via (TSV) 800 contacts wiring 801 onfirst wafer 100. When wafer fabrication is complete, a handle wafer is bonded to the wiring side of thewafer 100 in accordance with standard practices. The back side ofwafer 100 is then thinned down using standard processes such as grinding, polishing, dry and wet etching and the like. The backside surface is then prepared for bonding. The bond may be an adhesive bond, an oxide to oxide bond, a metal to metal bond or some combination of those. - In parallel, a
second wafer 200 is bonded to a handle wafer, thinned as described above and a new backside surface is prepared for bonding. These two pairs of wafers are then bonded together by abond 802.Bond 802 may be an adhesive bond, an oxide to oxide bond, a metal to metal bond, or some combination of those. The handle wafer attached tosecond wafer 200 is then released.TSV 800 is fabricated fromsecond wafer 200 using standard lithography and metallization processes.TSV 800 is placed to connect to the correct termination onfirst wafer 100 and to form good electrical contact to a buriedplate 400 formed in asubstrate 300. AfterTSV 800 is metalized, the structure is recessed and filled with anon-conductive material 803 to insulate it from the blanket electrical connection which will be formed on the surface of the substrate.Deep trench capacitors 804 are formed on the surface ofwafer 200 using standard processes. A blanket conductive layer covers the trenches as described previously. -
FIG. 9 shows a final structure in accordance with a third embodiment of the invention. Iffirst wafer 100 andsecond wafer 200 are bonded using a metal to metal bond (such as Cu to Cu), then thebonding metal 900 on each wafer may be patterned to create open keep outareas 901 which have no metal in the areas whereTSV 800 will be processed in subsequent steps. The purpose of the keep out areas is to provide electrical isolation betweenTSV 800 and thebonding metal 900 as well as to simplify processing of TSVs. - The method as described above is used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.
Claims (21)
1. A method of forming a deep trench capacitor, comprising:
providing a first wafer, the first wafer having a front side and a back side and including a substrate;
forming devices on the front side of the first wafer;
forming a through-silicon-via on the substrate;
forming a deep trench on the back side of the first wafer; and
forming a deep trench capacitor in the deep trench, wherein the through-silicon-via connects the deep trench capacitor to the devices.
2. A method according to claim 1 , wherein the first wafer is bonded to a second handle wafer.
3. A method according to claim 1 , wherein the substrate is silicon, silicon-on-insulator or gallium arsenide.
4. A method of forming a deep trench capacitor comprising:
providing a first wafer, the first wafer having a front side and a back side and including a substrate;
forming devices on the front side of the first wafer;
forming a through-silicon-via on the substrate;
thinning silicon from the back side of the first wafer to expose the through-silicon-via;
depositing a pad layer on the substrate;
forming a deep trench on the back side of the first wafer;
forming a buried plate in the substrate, wherein the buried plate contacts the through-silicon-via;
performing an anneal;
depositing a node dielectric layer in the deep trench;
filling the deep trench with a conductive material; and
depositing a conductive layer over the pad layer and the conductive material.
5. A method according to claim 4 , wherein the first wafer is bonded to a second handle wafer.
6. A method according to claim 4 , wherein the pad layer is deposited by chemical vapor deposition (CVD), rapid thermal chemical vapor deposition (RTCVD), plasma enhanced chemical vapor deposition (PECVD) or atomic layer deposition (ALD).
7. A method according to claim 6 , wherein the pad layer is selected from the group consisting of: silicon nitride, silicon dioxide and polysilicon.
8. A method according to claim 4 , wherein the deep trench is formed by using the pad layer as a mask and using a reactive ion etch (RIE) to form the trench.
9. A method according to claim 4 , wherein the buried plate is formed by plasma doping, thermal diffusion or ion implantation.
10. A method according to claim 4 , wherein the node dielectric layer is deposited by thermal oxidation or chemical vapor deposition (CVD).
11. A method according to claim 10 , wherein the node dielectric layer is selected from the group consisting of: silicon dioxide, silicon nitride, silicon oxynitride, hafnium oxide and hafnium silicate.
12. A method according to claim 4 wherein the conductive material is selected from the group consisting of: tungsten (W), copper (Cu) and polysilicon (poly-Si).
13. A method according to claim 4 wherein the conductive layer is selected from the group consisting of: tungsten (W), copper (Cu) and polysilicon (poly-Si).
14. A method of forming a deep trench capacitor, comprising:
providing a first wafer and a second wafer;
bonding the first wafer to the second wafer;
fabricating a through-silicon-via in the first and second wafers;
metalizing the through-silicon-via;
forming a recess above the through-silicon-via;
filling the recess with a non-conductive material;
forming a deep trench in a substrate on the second wafer;
forming a buried plate in the substrate, wherein the through-silicon-via contacts the buried plate and wiring on the first wafer; and
filling the deep trench with a conductive material.
15. A method according to claim 14 , wherein the first wafer is bonded to the second wafer by an adhesive bond, an oxide to oxide bond or a metal to metal bond.
16. A method according to claim 14 , wherein the first wafer is bonded to the second wafer by a metal to metal bond and a bonding metal on the first and second wafers is patterned to create a keep out area.
17. A deep trench capacitor, comprising:
a wafer;
devices formed on a front side of the wafer;
a through-silicon-via formed on a substrate of the wafer;
a deep trench formed on a back side of the wafer; and
a deep trench capacitor formed in the deep trench, wherein the through-silicon-via connects the deep trench capacitor to the devices.
18. A deep trench capacitor, comprising:
a substrate;
a through-silicon-via formed on the substrate;
a pad layer deposited on the substrate;
a deep trench formed in the substrate;
a buried plate formed in the substrate, wherein the buried plate is electrically connected to the through-silicon-via;
a node dielectric layer deposited in the deep trench;
a conductive material filling the deep trench; and
a conductive layer deposited over the pad layer and the conductive material.
19. A deep trench capacitor according to claim 18 , wherein the substrate is bonded to a handle wafer.
20. A deep trench capacitor, comprising:
a first wafer bonded to a second wafer;
a through-silicon-via fabricated in the first and second wafers, wherein the through-silicon-via is metalized;
a deep trench formed in a substrate of the second wafer;
a buried plate formed in the substrate, wherein the through-silicon-via contacts the buried plate and wiring on the first wafer;
a recess above the through-silicon-via, wherein the recess is filled with a non-conductive material; and
a conductive material filling the deep trench.
21. A deep trench capacitor according to claim 20 , further comprising a keep out area, wherein the through-silicon-via passes through the keep out area.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/370,024 US20100200949A1 (en) | 2009-02-12 | 2009-02-12 | Method for tuning the threshold voltage of a metal gate and high-k device |
PCT/EP2010/050627 WO2010091918A1 (en) | 2009-02-12 | 2010-01-20 | Method and structure for forming devices on the front side and capacitors on the back side of a wafer |
US13/428,303 US8921198B2 (en) | 2009-02-12 | 2012-03-23 | Method and structure for forming a deep trench capacitor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/370,024 US20100200949A1 (en) | 2009-02-12 | 2009-02-12 | Method for tuning the threshold voltage of a metal gate and high-k device |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/428,303 Division US8921198B2 (en) | 2009-02-12 | 2012-03-23 | Method and structure for forming a deep trench capacitor |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100200949A1 true US20100200949A1 (en) | 2010-08-12 |
Family
ID=41728034
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/370,024 Abandoned US20100200949A1 (en) | 2009-02-12 | 2009-02-12 | Method for tuning the threshold voltage of a metal gate and high-k device |
US13/428,303 Active 2029-03-18 US8921198B2 (en) | 2009-02-12 | 2012-03-23 | Method and structure for forming a deep trench capacitor |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/428,303 Active 2029-03-18 US8921198B2 (en) | 2009-02-12 | 2012-03-23 | Method and structure for forming a deep trench capacitor |
Country Status (2)
Country | Link |
---|---|
US (2) | US20100200949A1 (en) |
WO (1) | WO2010091918A1 (en) |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8492241B2 (en) | 2010-10-14 | 2013-07-23 | International Business Machines Corporation | Method for simultaneously forming a through silicon via and a deep trench structure |
US8586444B2 (en) | 2012-03-23 | 2013-11-19 | International Business Machines Corporation | Creating deep trenches on underlying substrate |
US9059322B2 (en) | 2012-09-24 | 2015-06-16 | International Business Machines Corporation | Semiconductor-on-insulator (SOI) deep trench capacitor |
EP3050843A1 (en) * | 2015-01-30 | 2016-08-03 | Honeywell International Inc. | Device for ion trapping |
US9647055B2 (en) | 2015-04-14 | 2017-05-09 | Honeywell International Inc. | Devices, systems, and methods for ion trapping |
US9691684B2 (en) | 2013-07-25 | 2017-06-27 | Samsung Electronics Co., Ltd. | Integrated circuit device including through-silicon via structure and decoupling capacitor and method of manufacturing the same |
US9741657B2 (en) | 2014-02-17 | 2017-08-22 | International Business Machines Corporation | TSV deep trench capacitor and anti-fuse structure |
US9881925B2 (en) | 2016-06-24 | 2018-01-30 | International Business Machines Corporation | Mirror contact capacitor |
CN107924954A (en) * | 2015-09-09 | 2018-04-17 | 罗伯特·博世有限公司 | Trench capacitor and the method for manufacture groove capacitor |
KR20210151955A (en) * | 2019-07-08 | 2021-12-14 | 양쯔 메모리 테크놀로지스 씨오., 엘티디. | Structure and Method of Forming Capacitors for 3D NAND |
US20220148927A1 (en) * | 2020-11-12 | 2022-05-12 | International Business Machines Corporation | Back-side wafer modification |
US20230060520A1 (en) * | 2021-08-27 | 2023-03-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor package and semiconductor device |
US11735462B2 (en) * | 2010-11-18 | 2023-08-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with single-crystal layers |
US20230343632A1 (en) * | 2010-11-18 | 2023-10-26 | Monolithic 3D Inc. | 3d semiconductor device and structure with single-crystal layers |
US20230352333A1 (en) * | 2010-11-18 | 2023-11-02 | Monolithic 3D Inc. | 3d semiconductor devices and structures with at least two single-crystal layers |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100200949A1 (en) * | 2009-02-12 | 2010-08-12 | International Business Machines Corporation | Method for tuning the threshold voltage of a metal gate and high-k device |
US9558908B2 (en) | 2015-04-30 | 2017-01-31 | Honeywell International Inc. | Apparatuses, systems, and methods for ion traps |
US10056503B2 (en) | 2016-10-25 | 2018-08-21 | International Business Machines Corporation | MIS capacitor for finned semiconductor structure |
US11869988B2 (en) * | 2021-08-26 | 2024-01-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Double-sided stacked DTC structure |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5656510A (en) * | 1994-11-22 | 1997-08-12 | Lucent Technologies Inc. | Method for manufacturing gate oxide capacitors including wafer backside dielectric and implantation electron flood gun current control |
US5759907A (en) * | 1996-09-16 | 1998-06-02 | International Business Machines Corporation | Method of making large value capacitor for SOI |
US20020016035A1 (en) * | 2000-07-27 | 2002-02-07 | Promos Technologies, Inc. | Method for making deep trench capacitors for DRAMs with reduced faceting at the substrate edge and providing a more uniform pad Si3N4 layer across the substrate |
US6380028B1 (en) * | 1999-04-08 | 2002-04-30 | Hyundai Electronics Industries Co., Ltd. | Semiconductor device and a method of manufacturing thereof |
US6423596B1 (en) * | 1998-09-29 | 2002-07-23 | Texas Instruments Incorporated | Method for two-sided fabrication of a memory array |
US20030116798A1 (en) * | 2001-12-24 | 2003-06-26 | Park Cheol Soo | Semiconductor device having trench capacitor and method for fabricating the same |
US6635525B1 (en) * | 2002-06-03 | 2003-10-21 | International Business Machines Corporation | Method of making backside buried strap for SOI DRAM trench capacitor |
US20070278619A1 (en) * | 2006-05-30 | 2007-12-06 | Lawrence Clevenger | Semiconductor integrated circuit devices having high-Q wafer back-side capacitors |
US20080179678A1 (en) * | 2007-01-26 | 2008-07-31 | International Business Machines Corporation | Two-sided semiconductor-on-insulator structures and methods of manufacturing the same |
US20080284037A1 (en) * | 2007-05-15 | 2008-11-20 | Andry Paul S | Apparatus and Methods for Constructing Semiconductor Chip Packages with Silicon Space Transformer Carriers |
US20080315356A1 (en) * | 2007-06-20 | 2008-12-25 | Skyworks Solutions, Inc. | Semiconductor die with backside passive device integration |
US20090290282A1 (en) * | 2008-05-21 | 2009-11-26 | International Business Machines Corporation | Modular chip stack and packaging technology with voltage segmentation, regulation, integrated decoupling capacitance and cooling structure and process |
US20100052099A1 (en) * | 2008-08-29 | 2010-03-04 | Industrial Technology Research Institute | Capacitor device and method for manufacturing the same |
US7855429B2 (en) * | 2004-03-31 | 2010-12-21 | Makoto Ishida | Electronic circuit device having silicon substrate |
Family Cites Families (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5196087A (en) | 1991-06-18 | 1993-03-23 | Multimedia Design, Inc. | Method for making multi-layer printed circuit board |
US5262590A (en) | 1992-04-27 | 1993-11-16 | Sheldahl, Inc. | Impedance controlled flexible circuits with fold-over shields |
US6205654B1 (en) | 1992-12-11 | 2001-03-27 | Staktek Group L.P. | Method of manufacturing a surface mount package |
US5399902A (en) | 1993-03-04 | 1995-03-21 | International Business Machines Corporation | Semiconductor chip packaging structure including a ground plane |
US5719749A (en) | 1994-09-26 | 1998-02-17 | Sheldahl, Inc. | Printed circuit assembly with fine pitch flexible printed circuit overlay mounted to printed circuit board |
US5534830A (en) | 1995-01-03 | 1996-07-09 | R F Prime Corporation | Thick film balanced line structure, and microwave baluns, resonators, mixers, splitters, and filters constructed therefrom |
US6110213A (en) | 1997-11-06 | 2000-08-29 | Vlt Coporation | Fabrication rules based automated design and manufacturing system and method |
US6395480B1 (en) | 1999-02-01 | 2002-05-28 | Signature Bioscience, Inc. | Computer program and database structure for detecting molecular binding events |
US6111756A (en) | 1998-09-11 | 2000-08-29 | Fujitsu Limited | Universal multichip interconnect systems |
US7189077B1 (en) | 1999-07-30 | 2007-03-13 | Formfactor, Inc. | Lithographic type microelectronic spring structures with improved contours |
US6788073B2 (en) | 1999-12-23 | 2004-09-07 | Dell Products L.P. | Data processing systems having mismatched impedance components |
EP1281238B1 (en) | 2000-05-11 | 2008-07-09 | Multigig Limited | Electronic pulse generator and oscillator |
US6800169B2 (en) | 2001-01-08 | 2004-10-05 | Fujitsu Limited | Method for joining conductive structures and an electrical conductive article |
US7439449B1 (en) | 2002-02-14 | 2008-10-21 | Finisar Corporation | Flexible circuit for establishing electrical connectivity with optical subassembly |
US6555745B1 (en) | 2001-10-19 | 2003-04-29 | Medtronic, Inc. | Electrical interconnect between an articulating display and a PC based planar board |
US6941649B2 (en) | 2002-02-05 | 2005-09-13 | Force10 Networks, Inc. | Method of fabricating a high-layer-count backplane |
US6608757B1 (en) | 2002-03-18 | 2003-08-19 | International Business Machines Corporation | Method for making a printed wiring board |
WO2004010751A1 (en) | 2002-07-18 | 2004-01-29 | Hitachi Chemical Co., Ltd. | Multilayer wiring board, method for producing the same, semiconductor device and radio electronic device |
US8206903B2 (en) | 2002-12-20 | 2012-06-26 | Acea Biosciences | Device and method for electroporation-based delivery of molecules into cells and dynamic monitoring of cell responses |
US7276986B2 (en) | 2003-02-05 | 2007-10-02 | Hewlett-Packard Development Company, L.P. | Method and apparatus for improving signal integrity in a high speed flex cable |
US7249337B2 (en) | 2003-03-06 | 2007-07-24 | Sanmina-Sci Corporation | Method for optimizing high frequency performance of via structures |
US6825545B2 (en) * | 2003-04-03 | 2004-11-30 | International Business Machines Corporation | On chip decap trench capacitor (DTC) for ultra high performance silicon on insulator (SOI) systems microprocessors |
EP1692258A4 (en) | 2003-11-12 | 2007-03-21 | Xiao Xu | Real time electronic cell sensing systems and applications for cell-based assays |
US7663064B2 (en) | 2004-09-25 | 2010-02-16 | Banpil Photonics, Inc. | High-speed flex printed circuit and method of manufacturing |
US7294791B2 (en) | 2004-09-29 | 2007-11-13 | Endicott Interconnect Technologies, Inc. | Circuitized substrate with improved impedance control circuitry, method of making same, electrical assembly and information handling system utilizing same |
US7703201B2 (en) | 2004-10-25 | 2010-04-27 | International Business Machines Corporation | Method of embedding tamper proof layers and discrete components into printed circuit board stack-up |
WO2006062036A1 (en) | 2004-12-06 | 2006-06-15 | Nec Corporation | Optical information recording medium, optical information recording/reproducing device and optical information recording medium manufacturing method |
WO2006080073A1 (en) | 2005-01-27 | 2006-08-03 | Matsushita Electric Industrial Co., Ltd. | Multi-layer circuit substrate manufacturing method and multi-layer circuit substrate |
US20060234405A1 (en) | 2005-04-13 | 2006-10-19 | Best Scott C | Semiconductor device with self-aligning contactless interface |
US7531751B2 (en) | 2005-04-26 | 2009-05-12 | Kabushiki Kaisha Toshiba | Method and system for an improved package substrate for use with a semiconductor package |
DE102005024855A1 (en) * | 2005-05-31 | 2006-12-07 | Infineon Technologies Ag | Memory and method for its production |
US7696442B2 (en) | 2005-06-03 | 2010-04-13 | Ngk Spark Plug Co., Ltd. | Wiring board and manufacturing method of wiring board |
DE102005047482A1 (en) | 2005-10-04 | 2007-04-12 | Infineon Technologies Ag | Magneto restrictive sensor for magnetic signals in such as automobiles is produced as a semiconductor with a metal isolator structure |
US7626216B2 (en) | 2005-10-21 | 2009-12-01 | Mckinzie Iii William E | Systems and methods for electromagnetic noise suppression using hybrid electromagnetic bandgap structures |
US7984408B2 (en) | 2006-04-21 | 2011-07-19 | International Business Machines Corporation | Structures incorporating semiconductor device structures with reduced junction capacitance and drain induced barrier lowering |
DE102007009383A1 (en) | 2007-02-20 | 2008-08-21 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Semiconductor arrangement and method for its production |
JP2008269716A (en) | 2007-04-23 | 2008-11-06 | Hitachi Maxell Ltd | Information recording medium |
US8304659B2 (en) | 2007-10-26 | 2012-11-06 | Force 10 Networks, Inc. | Differential trace profile for printed circuit boards |
US7874065B2 (en) | 2007-10-31 | 2011-01-25 | Nguyen Vinh T | Process for making a multilayer circuit board |
US7987587B2 (en) | 2008-03-07 | 2011-08-02 | International Business Machines Corporation | Method of forming solid vias in a printed circuit board |
US7921403B2 (en) | 2008-04-11 | 2011-04-05 | International Business Machines Corporation | Controlling impedance and thickness variations for multilayer electronic structures |
US8863046B2 (en) | 2008-04-11 | 2014-10-14 | International Business Machines Corporation | Controlling impedance and thickness variations for multilayer electronic structures |
US8501587B2 (en) * | 2009-01-13 | 2013-08-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stacked integrated chips and methods of fabrication thereof |
US20100200949A1 (en) * | 2009-02-12 | 2010-08-12 | International Business Machines Corporation | Method for tuning the threshold voltage of a metal gate and high-k device |
-
2009
- 2009-02-12 US US12/370,024 patent/US20100200949A1/en not_active Abandoned
-
2010
- 2010-01-20 WO PCT/EP2010/050627 patent/WO2010091918A1/en active Application Filing
-
2012
- 2012-03-23 US US13/428,303 patent/US8921198B2/en active Active
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5656510A (en) * | 1994-11-22 | 1997-08-12 | Lucent Technologies Inc. | Method for manufacturing gate oxide capacitors including wafer backside dielectric and implantation electron flood gun current control |
US5759907A (en) * | 1996-09-16 | 1998-06-02 | International Business Machines Corporation | Method of making large value capacitor for SOI |
US6423596B1 (en) * | 1998-09-29 | 2002-07-23 | Texas Instruments Incorporated | Method for two-sided fabrication of a memory array |
US6380028B1 (en) * | 1999-04-08 | 2002-04-30 | Hyundai Electronics Industries Co., Ltd. | Semiconductor device and a method of manufacturing thereof |
US20020016035A1 (en) * | 2000-07-27 | 2002-02-07 | Promos Technologies, Inc. | Method for making deep trench capacitors for DRAMs with reduced faceting at the substrate edge and providing a more uniform pad Si3N4 layer across the substrate |
US20030116798A1 (en) * | 2001-12-24 | 2003-06-26 | Park Cheol Soo | Semiconductor device having trench capacitor and method for fabricating the same |
US6635525B1 (en) * | 2002-06-03 | 2003-10-21 | International Business Machines Corporation | Method of making backside buried strap for SOI DRAM trench capacitor |
US6815749B1 (en) * | 2002-06-03 | 2004-11-09 | International Business Machines Corporation | Backside buried strap for SOI DRAM trench capacitor |
US7855429B2 (en) * | 2004-03-31 | 2010-12-21 | Makoto Ishida | Electronic circuit device having silicon substrate |
US20070278619A1 (en) * | 2006-05-30 | 2007-12-06 | Lawrence Clevenger | Semiconductor integrated circuit devices having high-Q wafer back-side capacitors |
US20080179678A1 (en) * | 2007-01-26 | 2008-07-31 | International Business Machines Corporation | Two-sided semiconductor-on-insulator structures and methods of manufacturing the same |
US20080284037A1 (en) * | 2007-05-15 | 2008-11-20 | Andry Paul S | Apparatus and Methods for Constructing Semiconductor Chip Packages with Silicon Space Transformer Carriers |
US20080315356A1 (en) * | 2007-06-20 | 2008-12-25 | Skyworks Solutions, Inc. | Semiconductor die with backside passive device integration |
US20090290282A1 (en) * | 2008-05-21 | 2009-11-26 | International Business Machines Corporation | Modular chip stack and packaging technology with voltage segmentation, regulation, integrated decoupling capacitance and cooling structure and process |
US20100052099A1 (en) * | 2008-08-29 | 2010-03-04 | Industrial Technology Research Institute | Capacitor device and method for manufacturing the same |
Cited By (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8841200B2 (en) | 2010-10-14 | 2014-09-23 | International Business Machines Corporation | Simultaneously forming a through silicon via and a deep trench structure |
US8492241B2 (en) | 2010-10-14 | 2013-07-23 | International Business Machines Corporation | Method for simultaneously forming a through silicon via and a deep trench structure |
US11876011B2 (en) * | 2010-11-18 | 2024-01-16 | Monolithic 3D Inc. | 3D semiconductor device and structure with single-crystal layers |
US11735462B2 (en) * | 2010-11-18 | 2023-08-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with single-crystal layers |
US20230343632A1 (en) * | 2010-11-18 | 2023-10-26 | Monolithic 3D Inc. | 3d semiconductor device and structure with single-crystal layers |
US20230352333A1 (en) * | 2010-11-18 | 2023-11-02 | Monolithic 3D Inc. | 3d semiconductor devices and structures with at least two single-crystal layers |
US8586444B2 (en) | 2012-03-23 | 2013-11-19 | International Business Machines Corporation | Creating deep trenches on underlying substrate |
US8860113B2 (en) | 2012-03-23 | 2014-10-14 | International Business Machines Corporation | Creating deep trenches on underlying substrate |
US9059322B2 (en) | 2012-09-24 | 2015-06-16 | International Business Machines Corporation | Semiconductor-on-insulator (SOI) deep trench capacitor |
US9691684B2 (en) | 2013-07-25 | 2017-06-27 | Samsung Electronics Co., Ltd. | Integrated circuit device including through-silicon via structure and decoupling capacitor and method of manufacturing the same |
US9741657B2 (en) | 2014-02-17 | 2017-08-22 | International Business Machines Corporation | TSV deep trench capacitor and anti-fuse structure |
EP3050843A1 (en) * | 2015-01-30 | 2016-08-03 | Honeywell International Inc. | Device for ion trapping |
US10084034B2 (en) | 2015-04-14 | 2018-09-25 | Honeywell International Inc. | Devices, systems, and methods for ion trapping |
US9647055B2 (en) | 2015-04-14 | 2017-05-09 | Honeywell International Inc. | Devices, systems, and methods for ion trapping |
CN107924954A (en) * | 2015-09-09 | 2018-04-17 | 罗伯特·博世有限公司 | Trench capacitor and the method for manufacture groove capacitor |
CN107924954B (en) * | 2015-09-09 | 2020-12-18 | 罗伯特·博世有限公司 | Trench capacitor and method for manufacturing trench capacitor |
US10229915B2 (en) | 2016-06-24 | 2019-03-12 | International Business Machines Corporation | Mirror contact capacitor |
US9881925B2 (en) | 2016-06-24 | 2018-01-30 | International Business Machines Corporation | Mirror contact capacitor |
JP2022535515A (en) * | 2019-07-08 | 2022-08-09 | 長江存儲科技有限責任公司 | Structures and methods for forming capacitors for 3D NAND |
US20220208960A1 (en) * | 2019-07-08 | 2022-06-30 | Yangtze Memory Technologies Co., Ltd. | Structure and method for forming capacitors for a three-dimensional nand |
JP7341253B2 (en) | 2019-07-08 | 2023-09-08 | 長江存儲科技有限責任公司 | Structure and method for forming capacitors for 3D NAND |
KR20210151955A (en) * | 2019-07-08 | 2021-12-14 | 양쯔 메모리 테크놀로지스 씨오., 엘티디. | Structure and Method of Forming Capacitors for 3D NAND |
KR102700523B1 (en) * | 2019-07-08 | 2024-08-30 | 양쯔 메모리 테크놀로지스 씨오., 엘티디. | Structure and method for forming capacitors for 3D NAND |
US20220148927A1 (en) * | 2020-11-12 | 2022-05-12 | International Business Machines Corporation | Back-side wafer modification |
US11830778B2 (en) * | 2020-11-12 | 2023-11-28 | International Business Machines Corporation | Back-side wafer modification |
US20230060520A1 (en) * | 2021-08-27 | 2023-03-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor package and semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
WO2010091918A1 (en) | 2010-08-19 |
US20120181661A1 (en) | 2012-07-19 |
US8921198B2 (en) | 2014-12-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8921198B2 (en) | Method and structure for forming a deep trench capacitor | |
US7626257B2 (en) | Semiconductor devices and methods of manufacture thereof | |
US10224280B2 (en) | Backside device contact | |
US10461152B2 (en) | Radio frequency switches with air gap structures | |
TWI473247B (en) | Semiconductor integrated circuit devices having high-q wafer back-side capacitors | |
US10916468B2 (en) | Semiconductor device with buried local interconnects | |
US8361875B2 (en) | Deep trench capacitor on backside of a semiconductor substrate | |
CN102420210B (en) | Device with through-silicon via (tsv) and method of forming the same | |
US8492241B2 (en) | Method for simultaneously forming a through silicon via and a deep trench structure | |
EP2022090B1 (en) | Dual wired integrated circuit chips | |
US11830854B2 (en) | Packaged semiconductor devices including backside power rails and methods of forming the same | |
US12051646B2 (en) | Metal line structure and method | |
TW200822347A (en) | SOI device and method for its fabrication | |
US9412736B2 (en) | Embedding semiconductor devices in silicon-on-insulator wafers connected using through silicon vias | |
CN105789188B (en) | FDSOI capacitors | |
CN102237364A (en) | Memory device and method of manufacturing the same | |
US9793341B1 (en) | Deep trench capacitor with metal plate | |
CN107369649B (en) | Semiconductor device and manufacturing method thereof | |
US9978607B2 (en) | Through via structure and method | |
US10867912B2 (en) | Dummy fill scheme for use with passive devices | |
US20230253322A1 (en) | Nano-tsv landing over buried power rail | |
JP2024523978A (en) | Floating metal backside for increased capacitance | |
CN105097646A (en) | Manufacture method of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: IBM CORPORATION, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BOOTH, ROGER A, JR.;CHENG, KANGGUO;HANNON, ROBERT;AND OTHERS;SIGNING DATES FROM 20090209 TO 20090210;REEL/FRAME:022334/0843 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |