US20100187565A1 - Semiconductor light emitting element and wafer - Google Patents
Semiconductor light emitting element and wafer Download PDFInfo
- Publication number
- US20100187565A1 US20100187565A1 US12/689,759 US68975910A US2010187565A1 US 20100187565 A1 US20100187565 A1 US 20100187565A1 US 68975910 A US68975910 A US 68975910A US 2010187565 A1 US2010187565 A1 US 2010187565A1
- Authority
- US
- United States
- Prior art keywords
- plane
- compound semiconductor
- single crystal
- planes
- cleaved
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 344
- 239000000758 substrate Substances 0.000 claims abstract description 239
- 150000001875 compounds Chemical class 0.000 claims abstract description 198
- 239000013078 crystal Substances 0.000 claims abstract description 136
- 238000010030 laminating Methods 0.000 claims abstract description 7
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 claims description 70
- 229910002601 GaN Inorganic materials 0.000 claims description 48
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 claims description 42
- 239000011787 zinc oxide Substances 0.000 claims description 35
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 claims description 26
- 238000003475 lamination Methods 0.000 claims description 26
- 229910010271 silicon carbide Inorganic materials 0.000 claims description 18
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims 1
- 238000004519 manufacturing process Methods 0.000 abstract description 26
- 238000000605 extraction Methods 0.000 abstract description 22
- 235000012431 wafers Nutrition 0.000 description 99
- 238000000034 method Methods 0.000 description 21
- -1 silicon carbide compound Chemical class 0.000 description 19
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 16
- 230000000052 comparative effect Effects 0.000 description 16
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 12
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 11
- 238000005530 etching Methods 0.000 description 10
- 229910052751 metal Inorganic materials 0.000 description 9
- 239000002184 metal Substances 0.000 description 9
- 229910021529 ammonia Inorganic materials 0.000 description 8
- 230000003746 surface roughness Effects 0.000 description 7
- 230000004888 barrier function Effects 0.000 description 6
- 239000012159 carrier gas Substances 0.000 description 6
- 229910052681 coesite Inorganic materials 0.000 description 6
- 229910052906 cristobalite Inorganic materials 0.000 description 6
- 238000001451 molecular beam epitaxy Methods 0.000 description 6
- 238000000206 photolithography Methods 0.000 description 6
- 239000000377 silicon dioxide Substances 0.000 description 6
- 229910052682 stishovite Inorganic materials 0.000 description 6
- 229910052905 tridymite Inorganic materials 0.000 description 6
- 229910001873 dinitrogen Inorganic materials 0.000 description 5
- 239000011777 magnesium Substances 0.000 description 5
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 4
- 238000000879 optical micrograph Methods 0.000 description 4
- 238000004544 sputter deposition Methods 0.000 description 4
- 238000001039 wet etching Methods 0.000 description 4
- KLSJWNVTNUYHDU-UHFFFAOYSA-N Amitrole Chemical compound NC1=NC=NN1 KLSJWNVTNUYHDU-UHFFFAOYSA-N 0.000 description 3
- 229910045601 alloy Inorganic materials 0.000 description 3
- 239000000956 alloy Substances 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 3
- 238000005336 cracking Methods 0.000 description 3
- 150000002739 metals Chemical class 0.000 description 3
- 229910052757 nitrogen Inorganic materials 0.000 description 3
- 238000001947 vapour-phase growth Methods 0.000 description 3
- 229910001316 Ag alloy Inorganic materials 0.000 description 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 2
- 238000003776 cleavage reaction Methods 0.000 description 2
- 238000011109 contamination Methods 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000001000 micrograph Methods 0.000 description 2
- 239000011368 organic material Substances 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 230000001105 regulatory effect Effects 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- 229910052703 rhodium Inorganic materials 0.000 description 2
- 230000007017 scission Effects 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 238000000638 solvent extraction Methods 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- QBJCZLXULXFYCK-UHFFFAOYSA-N magnesium;cyclopenta-1,3-diene Chemical compound [Mg+2].C1C=CC=[C-]1.C1C=CC=[C-]1 QBJCZLXULXFYCK-UHFFFAOYSA-N 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- KSOCVFUBQIXVDC-FMQUCBEESA-N p-azophenyltrimethylammonium Chemical compound C1=CC([N+](C)(C)C)=CC=C1\N=N\C1=CC=C([N+](C)(C)C)C=C1 KSOCVFUBQIXVDC-FMQUCBEESA-N 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 239000012071 phase Substances 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- JLTRXTDYQLMHGR-UHFFFAOYSA-N trimethylaluminium Chemical compound C[Al](C)C JLTRXTDYQLMHGR-UHFFFAOYSA-N 0.000 description 1
- XCZXGTMEAKBVPV-UHFFFAOYSA-N trimethylgallium Chemical compound C[Ga](C)C XCZXGTMEAKBVPV-UHFFFAOYSA-N 0.000 description 1
- IBEFSUTVZWZJEL-UHFFFAOYSA-N trimethylindium Chemical compound C[In](C)C IBEFSUTVZWZJEL-UHFFFAOYSA-N 0.000 description 1
- 229910052725 zinc Inorganic materials 0.000 description 1
- 239000011701 zinc Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/16—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular crystal structure or orientation, e.g. polycrystalline, amorphous or porous
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0095—Post-treatment of devices, e.g. annealing, recrystallisation or short-circuit elimination
Definitions
- the present invention relates to a semiconductor light emitting element in which a compound semiconductor layer is laminated on a single crystal substrate, and to a wafer.
- Patent Document 1 As a technology for increasing the efficiency of light extraction from a semiconductor light emitting element, and improving brightness, there is one described in Patent Document 1.
- a gallium nitride-based compound semiconductor element described in Patent Document 1 the side faces of a substrate, or the side faces of the gallium nitride-based compound semiconductor element laminated on the substrate have been each formed into a concave and convex configuration by etching.
- the side faces of the substrate or the side faces of a gallium nitride-based compound semiconductor laminated on the substrate have been each formed into the concave and convex configuration by etching. Therefore, after the gallium nitride-based compound semiconductor is laminated on the substrate in a fabrication step thereof, it is necessary to add an etching step. This not only complicates the fabrication steps, but also increases fabrication cost. Additionally, in this method, concaves and convexes are reduced as the depth of etching is increased so that it is difficult to form the concave and convex configuration over the entire surfaces.
- a semiconductor light emitting element of the present invention is a semiconductor light emitting element formed by laminating a compound semiconductor layer on a single crystal substrate, and dividing the single crystal substrate into pieces, wherein the single crystal substrate has a hexagonal structure, and the side faces of the divided single crystal substrate are formed of planes different from the cleaved planes of the single crystal substrate.
- a wafer of the present invention is a wafer which is a single crystal substrate on which a compound semiconductor layer forming a semiconductor light emitting element is laminated, wherein the single crystal substrate has a hexagonal structure, and an OF (Oriented Flat) surface indicative of the crystal direction of the single crystal substrate is formed of a plane different from cleaved planes.
- OF Oriented Flat
- a plane of the single crystal substrate on which the compound semiconductor layer is laminated is a (0001) plane.
- a plane of the single crystal substrate on which the compound semiconductor layer is laminated is an a-plane, and a c-plane and an m-plane each orthogonal to the a-plane are the cleaved planes of the single crystal substrate.
- the a-plane indicates a plane with a (11-20) plane orientation, or a (1-210) plane or a ( ⁇ 2110) plane which is equivalent to the (11-20) plane.
- the c-plane indicates a plane with a (0001) orientation.
- the m-plane indicates a plane with a (1-100) plane orientation, or a (01-10) plane or a (10-10) plane which is equivalent to the (1-100) plane.
- the sign of a numeral representing a plane orientation is different at a top side plane than at a back side plane.
- the (11-20) plane indicates both of the (11-20) plane and a ( ⁇ 1-120) plane.
- the c-plane is in orthogonal relation to all the a-planes and the m-planes.
- combinations in each of which the a-plane is orthogonal to the m-plane there are three combinations in which the a-planes and the m-planes are ( 11 - 20 ) and ( 1 - 100 ), ( 1 - 210 ) and ( 10 - 10 ), and (- 2110 ) and ( 01 - 10 ), respectively.
- the three combinations in which the a-planes and the m-planes are orthogonal to each other will be mentioned hereinbelow.
- the side faces of the single crystal substrate are formed of planes different from the cleaved planes. Accordingly, it is unnecessary to add a new fabrication step in order to improve light extraction efficiency. Therefore, a semiconductor element with high brightness efficiency can be provided without increasing fabrication cost.
- FIG. 1 is a cross-sectional view showing a semiconductor light emitting element according to Embodiment 1;
- FIG. 2 is a view showing a wafer according to Embodiment 1, and a compound semiconductor layer and electrodes each formed on the wafer;
- FIG. 3 is a perspective view showing the wafer according to Embodiment 1;
- FIG. 4(A) is a view showing the surface roughness of a side face of a semiconductor light emitting element according to Example 1
- FIG. 4(B) is a view showing the surface roughness of a side face of Comparative Example 1 as a conventional semiconductor light emitting element
- FIG. 5 is a view showing a conventional wafer according to Comparative Example 1, and a compound semiconductor layer and electrodes each formed on the wafer;
- FIG. 6(A) is a drawing-substitute photograph in which a side face of the semiconductor light emitting element according to Example 1 is enlarged
- FIG. 6(B) is a drawing-substitute photograph in which another side face of the semiconductor light emitting element according to Example 1 is enlarged
- FIG. 6(C) is a drawing-substitute photograph in which a side face of Comparative Example 1 as the conventional semiconductor light emitting element is enlarged
- FIG. 6(D) is a drawing-substitute photograph in which another side face of the conventional semiconductor light emitting element of Comparative Example 1 is enlarged;
- FIG. 7 a cross-sectional view showing a semiconductor light emitting element according to Embodiment 2;
- FIG. 8 is a view showing a wafer according to Embodiment 2, and a compound semiconductor layer and electrodes each formed on the wafer;
- FIG. 9 is a perspective view showing the wafer according to Embodiment 2.
- FIG. 10(A) is a view showing the surface roughness of a side face of a semiconductor light emitting element according to Example 2
- FIG. 10(B) is a view showing the surface roughness of a side face of Comparative Example 2 as a conventional semiconductor light emitting element
- FIG. 11 is a view showing a conventional wafer according to Comparative Example 2, and a compound semiconductor layer and electrodes each formed on the wafer.
- a semiconductor light emitting element in an embodiment of the present application is a semiconductor light emitting element formed by laminating a compound semiconductor layer on a single crystal substrate, and dividing the single crystal substrate into pieces, wherein the single crystal substrate has a hexagonal crystalline structure in which a (0001) plane is a lamination plane on which the compound semiconductor is laminated, and a (1-100) plane, a (0-110) plane, a ( ⁇ 1010) plane, a ( ⁇ 1100) plane, a (01-10) plane, and a (10-10) plane are cleaved planes, and all side faces of each of substrate pieces as the divided single crystal substrate are formed of planes different from the cleaved planes of the single crystal substrate.
- the notation of planes is given herein using Miller indices, and it is assumed that the sign—present in the notation of planes overlies a numeral subsequent to the sign—.
- the resulting division planes become flat and smooth.
- the side faces of the single crystal substrate of planes different from the cleaved planes of the crystalline structure in the single crystal substrate, the side faces of the substrate pieces as the divided single crystal substrate do not become flat and smooth faces but become faces with extremely small concaves and convexes. Therefore, when the single crystal substrate is divided in a fabrication step, it is sufficient to form the side faces of the substrate pieces of planes different from the cleaved planes. As a result, it is unnecessary to add a new fabrication step in order to improve light extraction efficiency.
- the lamination plane of the substrate piece may also be formed in a generally rectangular shape, and one side face of the substrate piece may also form an angle of not less than 5° and not more than 25° with respect to any of the cleaved planes.
- the angle formed between the individual cleaved planes which are the (1-100) plane, the (0-110) plane, the ( ⁇ 1010) plane, the ( ⁇ 1100) plane, the (01-10) plane, and the (10-10) plane of the hexagonal columnar crystalline structure is 60°. Therefore, when the substrate pieces are formed by dividing a lamination plane of the single crystal substrate into generally rectangular shapes, it is possible form each of the side surfaces of the substrate pieces of a plane different from the cleaved planes by performing the division such that each of the resulting division planes forms a predetermined angle with respect to any of the cleaved planes.
- the predetermined angle to a value of not less than 5° and not more than 25°, it is possible to ensure 5° or more for each of the side faces of the substrate piece as an angle formed thereby with respect to the cleaved plane. Therefore, by thus regulating the angle, it is possible to prevent the single crystal substrate from cracking first at the cleaved plane when the division is performed while circumventing the cleaved planes, and reliably form concaves and convexes in the side face.
- the lamination plane of the substrate piece may also be formed in a generally rectangular shape, and one side face of the substrate piece may form an angle of not less than 10° and not more than 20° with respect to any of the cleaved planes.
- the single crystal substrate may also be formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide compound semiconductor, and an aluminum nitride-based compound semiconductor.
- the single crystal substrate is formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide compound semiconductor, and an aluminum nitride-based compound semiconductor, and divided such that a lamination plane on which the compound semiconductor is laminated is the (0001) plane and formed in a generally rectangular shape, and each of the resulting division planes forms a predetermined angle with respect to any of the cleaved planes, it is possible to form all the side faces of the divided substrate pieces of planes different from the cleaved planes because each of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide compound semiconductor, and an aluminum nitride-based compound semiconductor has a hexagonal crystalline structure in which the (1-100) plane, the (0-110) plane, the ( ⁇ 1010) plane, the ( ⁇ 1100) plane, the (01-10) plane, and the (10-10) plane are cleaved planes.
- the compound semiconductor layer laminated on the single crystal substrate may also be formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, and an aluminum nitride-based compound semiconductor.
- the compound semiconductor layer can be formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, and an aluminum nitride-based compound semiconductor.
- the compound semiconductor layer can be laminated in the same crystal orientation as that of the crystal substrate.
- the side faces of the compound semiconductor layer are also formed of planes different from the cleaved planes. This allows an improvement in light extraction efficiency.
- a wafer in an embodiment of the present application is a wafer which is a single crystal substrate on which a layer of a compound semiconductor forming a semiconductor light emitting element is laminated, wherein the single crystal substrate has a hexagonal crystalline structure in which a (0001) plane is a lamination plane on which the compound semiconductor is laminated, and a (1-100) plane, a (0-110) plane, a ( ⁇ 1010) plane, a ( ⁇ 1100) plane, a (01-10) plane, and a (10-10) plane are cleaved planes, and an OF surface indicative of a crystal direction of the single crystal substrate is formed of a plane different from the cleaved planes.
- the OF surface serving as a reference when the wafer is divided or an electrode pattern is formed of a plane different from the cleaved planes of the single crystal substrate it is possible to form the side faces of the divided single crystal substrate (substrate pieces) of planes different from the cleaved planes when the compound semiconductor is laminated on the wafer, and patterned on the wafer as the single crystal substrate such that the side faces of the rectangular light emitting element are parallel with or perpendicular to the OF surface, and the wafer is divided therealong.
- the side faces of the substrate pieces of planes different from the cleaved planes the side faces do not become flat and smooth faces, but faces with extremely small concaves and convexes. Therefore, it is sufficient to form the side faces of the substrate pieces of planes different from the cleaved planes when the single crystal substrate is divided in a fabrication step. As a result, it is unnecessary to add a new fabrication step in order to improve light extraction efficiency.
- the OF surface may also form an angle of not less than 5° and not more than 25° with respect to any of the cleaved planes.
- the single crystal substrate has a hexagonal crystalline structure in which the (0001) plane is a lamination plane on which the compound semiconductor is laminated, and the (1-100) plane, the (0-110) plane, the ( ⁇ 1010) plane, the ( ⁇ 1100) plane, the (01-10) plane, and the (10-10) plane are the cleaved planes, the angle formed by one of the (1-100) plane, the (0-110) plane, the ( ⁇ 1010) plane, the ( ⁇ 1100) plane, the (01-10) plane, and the (10-10) plane with respect to another is 60° .
- the OF surface serving as a reference when the wafer is divided or an electrode pattern is formed of a plane forming a predetermined angle with respect to any of the cleaved planes it is possible to form each of the side faces of the divided single crystal substrate (substrate pieces) of a plane different from the cleaved planes when the compound semiconductor is laminated on the wafer, and patterned on the wafer as the single crystal substrate such that the side faces of the rectangular light emitting element are parallel with or perpendicular to the OF surface, and the wafer is divided therealong.
- the predetermined angle to a value of not less than 5° and not more than 25°, it is possible to ensure 5° or more for each of the side faces of the substrate pieces as an angle formed thereby with respect to the cleaved plane. As a result, it is possible to prevent the wafer from being cracked first at the cleaved plane when the division is performed while circumventing the cleaved planes, and reliably form concaves and convexes in the side face.
- the OF surface may also form an angle of not less than 10° and not more than 20° with respect to any of the cleaved planes.
- the OF surface serving as a reference when the wafer is divided or an electrode pattern is formed of a plane forming an angle of not less than 10° and not more than 20° with respect to any of the cleaved planes it is possible to ensure 10° or more for each of the side faces of the divided single crystal substrate (substrate pieces) as an angle formed thereby with respect to the cleaved plane when the compound semiconductor is laminated on the wafer, and patterned on the wafer as the single crystal substrate such that the side faces of the rectangular light emitting element are parallel with or perpendicular to the OF surface, and the wafer is divided therealong.
- the single crystal substrate may also be formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide compound semiconductor, and an aluminum nitride-based compound semiconductor.
- the single crystal substrate is formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide compound semiconductor, and an aluminum nitride-based compound semiconductor, and divided such that a lamination plane on which the compound semiconductor is laminated is the (0001) plane and formed in a generally rectangular shape, and each of the resulting division planes forms a predetermined angle with respect to any of the cleaved planes, it is possible to form all the side faces of the divided substrate pieces of planes different from the cleaved planes because each of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide_compound semiconductor, and an aluminum nitride-based compound semiconductor has a hexagonal crystalline structure in which the (1-100) plane, the (0-110) plane, the ( ⁇ 1010) plane, the ( ⁇ 1100) plane, the (01-10) plane, and the (10-10) plane are cleaved planes.
- a semiconductor light emitting element in another embodiment of the present application is a semiconductor light emitting element formed by laminating a compound semiconductor layer on a single crystal substrate, and dividing the single crystal substrate into pieces, wherein the single crystal substrate has a hexagonal crystalline structure in which an a-plane is a lamination plane on which the compound semiconductor is laminated, and a c-plane and an m-plane each orthogonal to the a-plane are cleaved planes, and all side faces of each of substrate pieces as the divided single crystal substrate are formed of planes different from the cleaved planes of the single crystal substrate.
- the resulting division planes become flat and smooth.
- the side faces of the single crystal substrate of planes different from the cleaved planes of the crystalline structure in the single crystal substrate, the side faces of the substrate pieces as the divided single crystal substrate do not become flat and smooth faces but become faces with extremely small concaves and convexes. Therefore, when the single crystal substrate is divided in a fabrication step, it is sufficient to form the side faces of the substrate pieces of planes different from the cleaved planes. As a result, it is unnecessary to add a new fabrication step in order to improve light extraction efficiency.
- the lamination plane of the substrate piece may also be formed in a generally rectangular shape, and one side face of the substrate piece may also form an angle of not less than 5° and not more than 85° with respect to either of the c-plane and the m-plane which are the cleaved planes.
- the c-plane and the m-plane serving as the cleaved planes are each perpendicular to the surface of the substrate, and the angle formed therebetween is 90°.
- the division is performed such that each of the resulting division planes forms a predetermined angle with respect to either of the c-plane and the m-plane to allow each of the side faces of the substrate pieces to be formed of a plane different from the cleaved planes.
- the predetermined angle to a value of not less than 5° and not more than 85°, it is possible to ensure 5° or more for each of the side faces of the substrate pieces as an angle formed thereby with respect to the cleaved plane. Therefore, it is possible to prevent the substrate from cracking first at the cleaved plane when the division is performed while circumventing the cleaved planes, and reliably form concaves and convexes in the side face.
- the lamination plane of the substrate piece may also be formed in a generally rectangular shape, and one side face of the substrate piece forms an angle of not less than 30° and not more than 60° with respect to either of the c-plane and the m-plane.
- the arrangement makes it possible to ensure 15° or more for each of the side faces of the substrate pieces as an angle formed thereby with respect to the cleaved plane. Therefore, it is possible to more reliably prevent the single crystal substrate from being cracked first at the cleaved plane when the division is performed while circumventing the cleaved planes, and form a larger number of concaves and convexes. This allows a further increase in light extraction efficiency.
- the single crystal substrate may also be formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide compound semiconductor, and an aluminum nitride-based compound semiconductor.
- the single crystal substrate is formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide compound semiconductor, and an aluminum nitride-based compound semiconductor, and divided such that a lamination plane on which the compound semiconductor is laminated is the a-plane and formed in a generally rectangular shape, and each of the resulting division planes forms a predetermined angle with respect to either of the c-plane and the m-plane which are the cleaved planes, it is possible to form all the side faces of the divided substrate pieces of planes different from the cleaved planes because each of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide compound semiconductor, and an aluminum nitride-based compound semiconductor has a hexagonal crystalline structure in which the c-plane and the m-plane are cleaved planes.
- the compound semiconductor layer laminated on the single crystal substrate may also be formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, and an aluminum nitride-based compound semiconductor.
- the compound semiconductor layer can be formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, and an aluminum nitride-based compound semiconductor.
- the compound semiconductor layer can be laminated in the same crystal orientation as that of the crystal substrate.
- the side faces of the compound semiconductor layer are also formed of planes different from the cleaved planes. This allows an improvement in light extraction efficiency.
- a wafer in another embodiment of the present application is a wafer which is a single crystal substrate on which a compound semiconductor layer forming a semiconductor light emitting element is laminated, wherein the single crystal substrate has a hexagonal crystalline structure in which an a-plane is a lamination plane on which the compound semiconductor is laminated, and a c-plane and an m-plane each orthogonal to the a-plane are cleaved planes, and an OF surface indicative of a crystal direction of the single crystal substrate is formed of a plane different from the cleaved planes.
- the OF surface serving as a reference when the wafer is divided or an electrode pattern is formed of a plane different from the c-plane and the m-plane which are the cleaved planes of the single crystal substrate
- the side faces of the substrate pieces of planes different from the cleaved planes do not become flat and smooth faces, but faces with extremely small concaves and convexes. Therefore, it is sufficient to form the side faces of the substrate piece of planes different from the cleaved planes when the single crystal substrate is divided in a fabrication step. As a result, it is unnecessary to add a new fabrication step in order to improve light extraction efficiency.
- the OF surface may also form an angle of not less than 5° and not more than 85° with respect to either of the cleaved planes.
- the c-plane and the m-plane serving which are the cleaved planes are each perpendicular to the surface of the substrate, and the angle formed therebetween is 90°.
- the OF surface serving as a reference when the wafer is divided or an electrode pattern is formed of a plane forming a predetermined angle with respect to either of the c-plane and the m-plane which are the cleaved planes it is possible to form each of the side faces of the divided single crystal substrate (substrate pieces) of a plane different from the cleaved planes when the compound semiconductor is laminated on the wafer, and patterned on the wafer as the single crystal substrate such that the side faces of the rectangular light emitting element are parallel with or perpendicular to the OF surface, and the wafer is divided therealong.
- the predetermined angle to a value of not less than 5° and not more than 85°, it is possible to ensure 5° or more for each of the side faces of the substrate pieces as an angle formed thereby with respect to the cleaved plane. Therefore, it is possible to prevent the wafer from cracking first at the cleaved plane when the division is performed while circumventing the cleaved planes, and reliably form concaves and convexes in the side face.
- the OF surface may also form an angle of not less than 30° and not more than 60° with respect to either of the c-plane and the m-plane as the cleaved planes.
- the OF surface serving as a reference when the wafer is divided or an electrode pattern is formed of a plane forming an angle of not less than 30° and not more than 60° with respect to either of the c-plane and the m-plane which are the cleaved planes it is possible to ensure 30° or more for each of the side faces of the divided single crystal substrate (substrate pieces) as an angle formed thereby with respect to the cleaved plane when the compound semiconductor is laminated on the wafer, and patterned on the wafer as the single crystal substrate such that the side faces of the rectangular light emitting element are parallel with or perpendicular to the OF surface, and the wafer is divided therealong.
- the single crystal substrate may also be formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide compound semiconductor, and an aluminum nitride-based compound semiconductor.
- the single crystal substrate is formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide compound semiconductor, and an aluminum nitride-based compound semiconductor, and divided such that a lamination plane on which the compound semiconductor is laminated is the a-plane and formed in a generally rectangular shape, and each of the resulting division planes forms a predetermined angle with respect to either of the c-plane and the m-plane which are the cleaved planes, it is possible to form all the side faces of the divided substrate pieces of planes different from the cleaved planes because each of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide compound semiconductor, and an aluminum nitride-based compound semiconductor has a hexagonal crystalline structure in which the c-plane and the m-plane are cleaved planes.
- FIG. 1 is a cross-sectional view showing a semiconductor light emitting element 1 according to the present embodiment.
- FIG. 2 is a view showing a wafer according to the present embodiment, and a compound semiconductor layer and electrodes each formed on the wafer.
- the semiconductor light emitting element 1 includes a substrate piece 2 , a compound semiconductor layer 3 , an n-electrode 4 , and a p-electrode 5 , and is formed by dividing a wafer-state single crystal substrate on which the compound semiconductor layer is laminated.
- the substrate piece 2 which is a single crystal substrate, any substrate piece having a light transmitting property can be used.
- the substrate piece 2 can be formed of any of a gallium nitride-based compound semiconductor, a silicon carbide compound semiconductor, a zinc oxide-based compound semiconductor, and an aluminum nitride-based compound semiconductor.
- the semiconductor light emitting element 1 is formed by dividing a lamination plane 20 of a wafer 10 shown in FIG. 2 into generally rectangular shapes. It is to be noted that a cross-sectional view along the line A-A′ of FIG. 2 is FIG. 1 .
- the division is performed such that the side faces 21 to 24 of the substrate piece 2 are formed of planes different from cleaved planes, so that the surfaces thereof are formed with extremely small concaves and convexes which are larger in number than when the wafer 10 is divided at the cleaved planes.
- the compound semiconductor layer 3 is laminated on the (0001) plane of the substrate piece 2 having a hexagonal crystalline structure. To improve the crystal quality of the compound semiconductor layer 3 , it is also possible to use a plane shifted by 0.2° to 5° from the (0001) plane of the substrate piece 2 as the plane on which the compound semiconductor layer 3 is laminated.
- the compound semiconductor layer 3 can be formed of a gallium nitride-based compound semiconductor layer when the substrate piece 2 is made of, e.g., a gallium nitride-based compound semiconductor, a silicon carbide compound semiconductor, a zinc oxide-based compound semiconductor, or an aluminum nitride-based compound semiconductor.
- the compound semiconductor layer 3 can be formed of a zinc oxide-based compound semiconductor layer.
- the compound semiconductor layer 3 is preferably formed of a gallium nitride-based compound semiconductor.
- the compound semiconductor layer 3 is preferably formed of a zinc oxide-based compound semiconductor layer.
- the compound semiconductor layer 3 made of such a material is grown on the single crystal substrate (wafer 10 )
- the compound semiconductor layer 3 is laminated in a state where the direction of a cleaved plane of the single crystal substrate is coincident with the direction of a cleaved plane of the compound semiconductor layer 3 . Accordingly, the side faces of the compound semiconductor layer 3 can also be formed into faces with extremely small concaves and convexes.
- the compound semiconductor layer 3 includes an n-type semiconductor layer 31 , a light emitting layer 32 , and a p-type semiconductor layer 33 . It is also possible to provide a buffer layer between the n-type semiconductor layer 31 and the substrate piece 2 .
- the compound semiconductor layer 3 is formed by successively growing the n-type semiconductor layer 31 , the light emitting layer 32 , and the p-type semiconductor layer 33 on the single crystal substrate using a crystal growth apparatus.
- the n-electrode 4 is formed on the exposed n-type semiconductor layer 31 obtained by partly removing each of the p-type semiconductor layer 33 , the light emitting layer 32 , and the n-type semiconductor layer 31 by dry etching, and thereby exposing the region of the single crystal substrate formed with the compound semiconductor layer 3 where the n-electrode 4 is formed.
- the n-electrode 4 may also be formed on the single crystal substrate which has been exposed by partly removing each of the p-type semiconductor layer 33 , the light emitting layer 32 , the n-type semiconductor layer 31 , and the single crystal substrate by dry etching.
- the n-electrode 4 may also be formed on the plane of the single crystal substrate opposite to the plane thereof on which the compound semiconductor layer 3 is laminated.
- the p-electrode 5 is an electrode for bonding, and formed of Au.
- the p-electrode 5 can be formed into a multilayer structure.
- a contact layer can be provided to provide an ohmic contact with the p-type semiconductor layer 33 .
- the contact layer can be formed of In, Zn, Pt, Pd, Ni, an alloy containing at least one of these metals, or a conductive film.
- the contact layer is formed of a conductive film, it can be formed of ITO or ZnO.
- a reflection layer for reflecting light passing through the p-type semiconductor layer 33 in the direction of the substrate piece 2 can be provided next to the contact layer.
- the reflection layer can be formed of Ag, Al, Rh, or an alloy containing at least one of these metals, and is preferably formed of Ag or an Ag alloy having a high reflectance.
- FIG. 3 is a perspective view showing the wafer according to the present embodiment.
- the wafer 10 has the compound semiconductor layer 3 laminated on the lamination plane 20 , and is formed with the n-electrode 4 and the p-electrode 5 . After being scribed, the wafer 10 is divided along scribe lines into pieces, each of which serves as the semiconductor light emitting element 1 .
- the wafer 10 has a generally disk shape formed with an OF surface 11 serving as a reference when the wafer 10 is divided or an electrode pattern is formed, and is formed of a gallium nitride-based compound semiconductor, a silicon carbide compound semiconductor, a zinc oxide-based compound semiconductor, or an aluminum nitride-based compound semiconductor having a hexagonal crystalline structure.
- the angle formed between any two of the (1-100) plane, the (0-110) plane, the ( ⁇ 1010) plane, the ( ⁇ 1100) plane, the (01-10) plane, and the (10-10) plane, which are the cleaved planes, is 60°.
- the n-electrode 4 and the p-electrode 5 are formed on the wafer 10 such that the side faces of the rectangular semiconductor light emitting element are parallel with or perpendicular to the OF surface 11 , and the arrangement thereof is perpendicular to and parallel with the OF surface 11 .
- the division is performed along the electrode pattern in a direction parallel with or perpendicular to the OF surface 11 .
- the OF surface 11 is provided in a state where it forms an angle ⁇ of 15° with respect to the (1-100) plane which is the cleaved plane.
- the side face 21 of the substrate piece 2 formed in a rectangular shape is in a state where it forms an angle of 15° with respect to the (1-100) plane which is the cleaved plane.
- the side face 21 of the substrate piece 2 also forms an angle of 45° with respect to the (10-10) plane, and forms an angle of 75° with respect to the (01-10) plane.
- the side face 22 adjacent to the side face 21 forms an angle of 75° with respect to the (1-100) plane, forms an angle of 45° with respect to the (10-10) plane, and forms an angle of 15° with respect to the (01-10) plane.
- the side faces 21 to 24 of the substrate piece 2 can be formed of planes different from the cleaved planes.
- the division can be easily performed by forming trenches each partitioning the wafer 10 into pieces and having a depth of several tens of micrometers using a laser scribe apparatus, and splitting the wafer 10 at the trenches.
- the trenches formed by the laser scribing may be formed either in the plane of the wafer 10 on which the compound semiconductor layer 3 is laminated or on the plane thereof opposite to the plane on which the compound semiconductor layer 3 is laminated.
- the trenches are preferably formed in the plane opposite to the plane on which the compound semiconductor layer 3 is laminated because the same concaves and convexes as formed in the substrate piece 2 are formed also in the division planes of the compound semiconductor layer 3 after it is divided into pieces.
- the present embodiment has described the case where the division is performed such that each of the side faces of the substrate piece 2 forms an angle of 15° with respect to the cleaved plane. This is because, when the side surface of the substrate piece 2 used as a reference is caused to form an angle of 15° with respect to the cleaved surface, it is possible to form an angle of not less than 15° with respective each of the cleaved planes, and the angle formed between the different cleaved planes is constantly 60° . Therefore, it is sufficient for the angle formed by the side face of the substrate piece 2 used as the reference with reference to the cleaved plane to be more than 0° and less than 30°.
- each of the side faces of the substrate piece 2 is allowed to form an angle of not less than 5° with respect to the cleaved plane. As a result, it is possible to prevent a crack occurring first at the cleaved plane when the division is performed while circumventing the cleaved planes.
- a semiconductor light emitting element according to Embodiment 2 will be described with reference to FIGS. 7 and 8 .
- the structure and configuration of a semiconductor light emitting element 1 ′ according to the present embodiment are the same in outer appearance as those of the semiconductor light emitting element 1 according to Embodiment 1, the plane orientation of the outer surface is different from that in Embodiment 1 so that reference numerals are changed from those of Embodiment 1.
- the semiconductor light emitting element 1 ′ is formed by dividing a lamination plane 20 ′ of a wafer.
- FIG. 7 is a cross-sectional view along the line B-B′ of FIG. 8 .
- the division is performed such that the side faces 21 ′ to 24 ′ of the substrate 2 ′ are formed of planes different from cleaved planes, so that the surfaces thereof are formed with extremely small concaves and convexes which are larger in number than when the wafer is divided at the cleaved planes.
- the compound semiconductor layer 3 ′ is laminated on the a-plane of the substrate piece 2 ′ having a hexagonal crystalline structure.
- the compound semiconductor layer 3 ′ can be formed of a gallium nitride-based compound semiconductor layer when the substrate piece 2 ′ is made of, e.g., a gallium nitride-based compound semiconductor, a silicon carbide compound semiconductor, a zinc oxide-based compound semiconductor, or an aluminum nitride-based compound semiconductor.
- the compound semiconductor layer 3 ′ can be formed of a zinc oxide-based compound semiconductor layer.
- the compound semiconductor layer 3 ′ is preferably formed of a gallium nitride-based compound semiconductor.
- the compound semiconductor layer 3 ′ is preferably formed of a zinc oxide-based compound semiconductor layer.
- the compound semiconductor layer 3 ′ made of such a material is grown on the single crystal substrate 2 ′, the compound semiconductor layer 3 ′ is laminated in a state where the direction of a cleaved plane of the single crystal substrate 2 ′ is coincident with the direction of a cleaved plane of the compound semiconductor layer 3 ′. Accordingly, the side faces of the compound semiconductor layer 3 ′ can also be formed into faces with extremely small concaves and convexes.
- the wafer 10 ′ has the compound semiconductor layer 3 ′ laminated on the single crystal substrate, and is formed with the n-electrode 4 ′ and the p-electrode 5 ′.
- the wafer 10 ′ is divided along scribe lines into pieces, each of which serves as the semiconductor light emitting element V.
- the wafer 10 ′ is in the shape of a rectangular plate formed with an OF surface 11 ′ serving as a reference when the wafer is divided or an electrode pattern is formed, and is formed of a gallium nitride-based compound semiconductor, a silicon carbide compound semiconductor, a zinc oxide-based compound semiconductor, or an aluminum nitride-based compound semiconductor having a hexagonal crystalline structure. In each of these semiconductors having the hexagonal crystalline structure, the angle formed between a c-plane and a m-plane which are the cleaved planes is 90°
- the n-electrode 4 ′ and the p-electrode 5 ′ are formed on the wafer 10 ′ such that the side faces of the rectangular light emitting element are parallel with or perpendicular to the OF surface 11 ′, and the arrangement thereof is perpendicular to and parallel with the OF surface 11 ′.
- the division is performed along the electrode pattern in a direction parallel with or perpendicular to the OF surface 11 ′.
- the OF surface 11 ′ is provided in a state where it forms an angle of 45° with respect to the m-plane which is the cleaved plane.
- the side faces 21 ′ to 24 ′ of the substrate piece 2 ′ can be formed of planes different from the cleaved planes.
- the division can be easily performed by forming trenches each partitioning the wafer 10 ′ into pieces and having a depth of several tens of micrometers using a laser scribe apparatus, and splitting the wafer 10 ′ along the trenches.
- the trenches formed by the laser scribe apparatus may be formed either in the plane of the wafer 10 ′ on which the compound semiconductor layer 3 ′ is laminated or on the plane thereof opposite to the plane on which the compound semiconductor layer 3 ′ is laminated.
- each of the side faces of the substrate piece 2 ′ By further causing each of the side faces of the substrate piece 2 ′ to form an angle of not less than 30° and not more than 60° with respect to the cleaved plane, the side face is allowed to form an angle of not less than 30° with respect to the cleaved plane.
- FIGS. 4(A) and 4(B) are graphs each showing the surface roughness of each of the side faces of the semiconductor light emitting element of the present example.
- FIG. 5 is a view showing a conventional wafer, and a compound semiconductor layer and electrodes each formed on the wafer.
- FIGS. 6(A) and 6(B) are micrographs of the semiconductor light emitting element of the present example, and FIGS. 6(C) and 6(D) are micrographs of a conventional semiconductor light emitting element for comparison.
- the thickness, size, and the like of the semiconductor light emitting element 1 when it was fabricated are only exemplary, and are not limited to the following numerals. The thickness, size, and the like thereof can also be changed appropriately.
- the growth method is not limited thereto. It is also possible to use a molecular beam epitaxy method, an organic metal molecular beam epitaxy method, or the like.
- cleaning for removing contamination, such as an organic material, and moisture each adhering to the surface of the single crystal substrate was performed by allowing a hydrogen gas, a nitrogen gas, and ammonia to flow at respective flow rates of 4 liter/minute, 4 liter/minute, and 2 liter/minute, while setting the temperature of the single crystal substrate to 1060° C., and holding the temperature for 10 minutes.
- a clad layer (not shown) made of undoped Al 0.05 Ga 0.95 N was grown to a thickness of 0.05 ⁇ m by supplying ammonia, TMG, and trimethyl aluminum (hereinafter abbreviated as TMA) at respective flow rates of 2 liter/minute, 40 ⁇ mol/minute, and 3 ⁇ mol/minute, while allowing a nitrogen gas and a hydrogen gas to flow as carrier gases at respective flow rates of 15 liter/minute and 4 liter/minute, and holding the temperature of the single crystal substrate at 1060° C.
- TMA trimethyl aluminum
- the supply of TMI was stopped, and a barrier layer (not shown) made of undoped GaN was grown to a thickness of 12 nm by supplying nitrogen as a carrier gas, ammonia, and TMG at respective flow rates of 12 liter/minute, 8 liter/minute, and 20 ⁇ mol/minute. Then, the supply of TMG was stopped, and a well layer (not shown), a barrier layer (not shown), a well layer (not shown), a barrier layer (not shown), and a well layer (not shown) were further formed by repeating the same procedure. That is, the four quantum layers and the three barrier layers were alternately laminated.
- the supply of TMI was stopped, and undoped Al 0.05 Ga 0.95 N (not shown) was grown in succession to a thickness of 3 nm by supplying nitrogen as a carrier gas, ammonia, TMG and TMA at respective flow rates of 14 liter/minute, 6 liter/minute, 2 ⁇ mol/minute, and 0.15 ⁇ mol/minute, while increasing the temperature of the single crystal substrate toward 1060° C.
- the temperature of the single crystal substrate was increased and, when the temperature reached 1060° C., the p-type semiconductor layer 33 made of Al 0.05 Ga 0.95 N doped with Mg was grown to a thickness of 200 nm by supplying ammonia, TMG, TMA, and biscyclopentadienyl magnesium (hereinafter abbreviated as Cp 2 Mg) at respective flow rates of 2 liter/minute, 40 ⁇ mol/minute, 3 ⁇ mol/minute, and 0.1 ⁇ mol/minute, while allowing a nitrogen gas and a hydrogen gas to flow as carrier gases at respective flow rates of 15 liter/minute and 4 liter/minute.
- the Mg concentration of the p-type semiconductor layer 33 was 1 ⁇ 10 20 cm ⁇ 3 .
- annealing was not performed separately, and a SiO 2 film was deposited on the surface thereof by a CVD method. Thereafter, a SiO 2 mask for etching was patterned into a square shape with a side having a length of 0.8 mm by photolithography and wet etching. Then, the surface of the n-type semiconductor layer 31 was exposed by partly removing each of the p-type semiconductor layer 33 , the light emitting layer 32 , the clad layer, and the n-type semiconductor layer 31 by a depth of about 500 nm in a direction reverse to the direction of lamination by a reactive ion etching method.
- the n-electrode 4 which was a laminate of a contact layer made of Ti with a thickness of 100 nm and an n-side bonding layer made of Au with a thickness of 500 nm was formed on a part of the surface of the exposed n-type semiconductor layer 31 .
- the thickness of the wafer 10 was adjusted to about 300 ⁇ m by polishing the plane of the wafer 10 opposite to the plane thereof on which the compound semiconductor layer 3 was laminated.
- the wafer 10 was divided along the scribe lines into pieces by applying a roller to the plane on which the compound semiconductor layer 3 was laminated, whereby the square semiconductor light emitting elements 1 each with a side having a length of 0.8 mm was obtained.
- each of the semiconductor light emitting elements 1 thus obtained was formed such that the OF surface 11 forms an angle of 15° with respect to the (1-100) plane which was the cleaved plane of the single crystal substrate, each of the side faces thereof forms an angle of 15° with respect to the cleaved plane.
- FIG. 4(A) shows the surface roughness of the side face 21 of the semiconductor light emitting element 1 forming an angle of 15° with respect to the (1-100) plane which is the cleaved plane.
- FIG. 4(B) shows the surface roughness of the side face 25 of the conventional semiconductor light emitting element as Comparative Example 1, which was fabricated by a conventional method wherein division was performed by forming an OF surface 12 in parallel with the (1-100) plane as the cleaved plane, and forming scribe trenches in directions perpendicular to and parallel with the OF surface 12 , as shown in FIG. 5 .
- FIG. 6(C) is an optical micrograph of the side plane 25 of the semiconductor light emitting element of Comparative Example 1 which is parallel with the (1-100) plane as the cleaved plane shown in FIG. 5 .
- FIG. 6(D) is an optical micrograph of a vertical side plane 26 adjacent thereto. It will be understood that, because the side plane 26 is different in direction from the cleaved plane, concaves and convexes are formed therein in the same manner as in the side faces 21 and 22 , while the side face 25 is a substantially flat and smooth face though a level difference has been locally produced.
- the light output of the semiconductor light emitting element of Comparative Example 1 which was divided as shown in FIG. 5 to have the side faces in directions parallel with cleaved planes was 201 mW.
- the light output of the semiconductor light emitting element 1 according to the present example which was formed by division such that all the side faces are composed of planes different from the cleaved planes as shown in FIG. 2 was 220 mW, which was about 10% higher than the light output of the semiconductor light emitting element having the side faces in the directions parallel with the cleaved planes.
- the semiconductor light emitting element 1 ′ according to Embodiment 2 and having the configuration shown in FIG. 7 was actually fabricated. An example of a fabrication method of the semiconductor light emitting element 1 ′ will be described hereinbelow.
- a wafer in a square shape with a thickness of about 350 ⁇ m and a side of 10 mm which was made of gallium nitride having a hexagonal crystalline structure was used for the single crystal substrate serving as the substrate piece 2 ′ after division.
- the wafer was formed such that the lamination plane 20 on which the semiconductor layer was to be laminated was the a-plane, the surface thereof was mirror finished, and the OF surface 11 ′ forms an angle ⁇ of 45° with respect to the m-plane which was the cleaved plane of the single crystal substrate.
- annealing was not performed separately, and a SiO 2 film was deposited on the surface thereof by a CVD method. Thereafter, a SiO 2 mask for etching was patterned into a square shape with a side having a length of 1 mm by photolithography and wet etching. Then, the surface of the n-type semiconductor layer 31 ′ was exposed by partly removing each of the p-type semiconductor layer 33 ′, the light emitting layer 32 ′, the clad layer, and the n-type semiconductor layer 31 ′ in a direction reverse to the direction of lamination by a reactive ion etching method.
- the n-electrode 4 ′ which was a laminate of a contact layer made of Ti and an n-side bonding layer made of Au was formed on a part of the surface of the exposed n-type semiconductor layer 31 .
- the p-electrode 5 ′ which was a laminate of a contact layer (not shown) made of Pt, a reflection layer made of Ag, a barrier layer made of Ti, and a p-side bonding layer made of Au was formed on substantially the entire surface of the p-type semiconductor layer 33 ′ by photolithography and a sputtering method.
- a photomask patterned in a grid-like configuration was aligned with respect to the OF surface 11 ′ so that the side faces of the rectangular light emitting element were parallel with or perpendicular to the OF surface 11 ′.
- the wafer 10 ′ in which an etching pattern, and the arrangements of the n-electrodes 4 ′ and the p-electrodes 5 ′ were perpendicular to and parallel with the OF surface 11 ′, as shown in FIG. 8 was obtained.
- the thickness of the wafer 10 ′ was adjusted to about 300 ⁇ m by polishing the plane of the wafer 10 ′ opposite to the plane thereof on which the compound semiconductor layer 3 ′ was laminated.
- split trenches each having a depth of 40 ⁇ m were formed in the plane of the wafer 10 ′ opposite to the plane thereof on which the compound semiconductor layer 3 ′ was laminated to extend perpendicularly to and in parallel with the OF surface 11 ′.
- the wafer 10 ′ was divided along the scribe lines into pieces by applying the cutter blade of a braking apparatus to the plane on which the compound semiconductor layer 3 ′ was laminated in alignment with the positions of the split trenches, whereby the square semiconductor light emitting elements 1 ′ each with a side having a length of 1 mm was obtained.
- each of the semiconductor light emitting elements 1 ′ thus obtained was formed such that the OF surface 11 ′ forms an angle of 45° with respect to the m-plane which was the cleaved plane of the single crystal substrate 2 ′, each of the side faces thereof forms an angle of 45° with respect to the cleaved plane.
- FIG. 10(A) shows a schematic diagram of the concave and convex condition of the side face 21 ′ of the semiconductor light emitting element 1 ′ of the present example forming an angle of 45° with respect to the m-plane.
- FIG. 10(B) shows a schematic diagram of the concave and convex condition of the side face 25 ′ of the conventional semiconductor light emitting element of Comparative Example 2, which was fabricated by a conventional method wherein division is performed by forming an OF surface 12 ′ in parallel with the m-plane, and forming split trenches in directions perpendicular to and parallel with the OF surface 12 ′, as shown in FIG. 11 .
- theses semiconductor light emitting elements were connected onto submounts each composed of a Si diode via Au bumps by downwardly facing the respective planes thereof formed with the electrodes 4 ′ and 5 ′.
- the submounts were each placed on stems with an Ag paste, and molded with a transparent resin.
- the semiconductor light emitting elements were each driven with a forward current of 350 mA, each of them emitted blue light with a peak emission wavelength of 460 nm.
- a difference was recognized between respective light emission outputs.
- the light output of the semiconductor light emitting element of Comparative Example 2 was 137 mW.
- the present invention it is possible to form concaves and convexes in the side faces of a semiconductor light emitting element, and improve light extraction efficiency without the need to add a new fabrication step. Therefore, the present invention is preferable for a semiconductor light emitting element formed by laminating a semiconductor layer on a translucent substrate, a wafer, or the like.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Led Devices (AREA)
- Dicing (AREA)
Abstract
There are provided a semiconductor light emitting element which allows an improvement in light extraction efficiency without increasing the number of fabrication steps, and a wafer. In a semiconductor light emitting element 1 formed by laminating a compound semiconductor layer 3 on a single crystal substrate, and dividing the single crystal substrate into pieces, the side faces 21 to 24 of each of substrate pieces 2 as the divided single crystal substrate are formed such that the side face 21 used as the reference of the substrate piece 2 forms an angle of 15° with respect to the (1-100) plane, and that the side faces 21 to 24 are formed of planes different from cleaved planes of a crystalline structure in the single crystal substrate.
Description
- This application is a Divisional of U.S. application Ser. No. 12/298,664, filed on Oct. 27, 2008, which is a U.S. National Phase under 35 U.S.C. §371 of International Application No. PCT/JP2007/059562, filed Apr. 27, 2007, claiming priority of Japanese Patent Application No. 2006-123258, filed on Apr. 27, 2006, and Japanese Patent Application No. 2007-115554, filed Apr. 25, 2007, the entire contents of each of which are hereby incorporated by reference.
- The present invention relates to a semiconductor light emitting element in which a compound semiconductor layer is laminated on a single crystal substrate, and to a wafer.
- As a technology for increasing the efficiency of light extraction from a semiconductor light emitting element, and improving brightness, there is one described in
Patent Document 1. In a gallium nitride-based compound semiconductor element described inPatent Document 1, the side faces of a substrate, or the side faces of the gallium nitride-based compound semiconductor element laminated on the substrate have been each formed into a concave and convex configuration by etching. - By thus forming the emission faces from which light is emitted into concave and convex faces, the degree to which light from the inside is totally reflected by the surfaces thereof can be reduced compared with the case where the emission faces are formed into flat and smooth faces, so that an improvement in light extraction efficiency is expected.
- Patent Document 1: Japanese Laid-Open Patent Publication No. 2004-6662
- However, in the gallium nitride-based compound semiconductor element described in
Patent Document 1, the side faces of the substrate or the side faces of a gallium nitride-based compound semiconductor laminated on the substrate have been each formed into the concave and convex configuration by etching. Therefore, after the gallium nitride-based compound semiconductor is laminated on the substrate in a fabrication step thereof, it is necessary to add an etching step. This not only complicates the fabrication steps, but also increases fabrication cost. Additionally, in this method, concaves and convexes are reduced as the depth of etching is increased so that it is difficult to form the concave and convex configuration over the entire surfaces. - It is therefore an object of the present invention to provide a semiconductor light emitting element which allows an improvement in light extraction efficiency by forming concaves and convexes over the entire side faces of the semiconductor light emitting element without increasing the number of fabrication steps, and a wafer.
- A semiconductor light emitting element of the present invention is a semiconductor light emitting element formed by laminating a compound semiconductor layer on a single crystal substrate, and dividing the single crystal substrate into pieces, wherein the single crystal substrate has a hexagonal structure, and the side faces of the divided single crystal substrate are formed of planes different from the cleaved planes of the single crystal substrate.
- A wafer of the present invention is a wafer which is a single crystal substrate on which a compound semiconductor layer forming a semiconductor light emitting element is laminated, wherein the single crystal substrate has a hexagonal structure, and an OF (Oriented Flat) surface indicative of the crystal direction of the single crystal substrate is formed of a plane different from cleaved planes.
- In a preferred embodiment, a plane of the single crystal substrate on which the compound semiconductor layer is laminated is a (0001) plane.
- In another preferred embodiment, a plane of the single crystal substrate on which the compound semiconductor layer is laminated is an a-plane, and a c-plane and an m-plane each orthogonal to the a-plane are the cleaved planes of the single crystal substrate. The a-plane indicates a plane with a (11-20) plane orientation, or a (1-210) plane or a (−2110) plane which is equivalent to the (11-20) plane. The c-plane indicates a plane with a (0001) orientation. The m-plane indicates a plane with a (1-100) plane orientation, or a (01-10) plane or a (10-10) plane which is equivalent to the (1-100) plane. More strictly, the sign of a numeral representing a plane orientation is different at a top side plane than at a back side plane. However, it is assumed in the present invention that, e.g., the (11-20) plane indicates both of the (11-20) plane and a (−1-120) plane. The c-plane is in orthogonal relation to all the a-planes and the m-planes. As combinations in each of which the a-plane is orthogonal to the m-plane, there are three combinations in which the a-planes and the m-planes are (11-20) and (1-100), (1-210) and (10-10), and (-2110) and (01-10), respectively. In the present invention, the three combinations in which the a-planes and the m-planes are orthogonal to each other will be mentioned hereinbelow.
- In the present invention, it is sufficient that the side faces of the single crystal substrate are formed of planes different from the cleaved planes. Accordingly, it is unnecessary to add a new fabrication step in order to improve light extraction efficiency. Therefore, a semiconductor element with high brightness efficiency can be provided without increasing fabrication cost.
-
FIG. 1 is a cross-sectional view showing a semiconductor light emitting element according toEmbodiment 1; -
FIG. 2 is a view showing a wafer according toEmbodiment 1, and a compound semiconductor layer and electrodes each formed on the wafer; -
FIG. 3 is a perspective view showing the wafer according toEmbodiment 1; -
FIG. 4(A) is a view showing the surface roughness of a side face of a semiconductor light emitting element according to Example 1, andFIG. 4(B) is a view showing the surface roughness of a side face of Comparative Example 1 as a conventional semiconductor light emitting element; -
FIG. 5 is a view showing a conventional wafer according to Comparative Example 1, and a compound semiconductor layer and electrodes each formed on the wafer; -
FIG. 6(A) is a drawing-substitute photograph in which a side face of the semiconductor light emitting element according to Example 1 is enlarged,FIG. 6(B) is a drawing-substitute photograph in which another side face of the semiconductor light emitting element according to Example 1 is enlarged,FIG. 6(C) is a drawing-substitute photograph in which a side face of Comparative Example 1 as the conventional semiconductor light emitting element is enlarged, andFIG. 6(D) is a drawing-substitute photograph in which another side face of the conventional semiconductor light emitting element of Comparative Example 1 is enlarged; -
FIG. 7 a cross-sectional view showing a semiconductor light emitting element according toEmbodiment 2; -
FIG. 8 is a view showing a wafer according toEmbodiment 2, and a compound semiconductor layer and electrodes each formed on the wafer; -
FIG. 9 is a perspective view showing the wafer according toEmbodiment 2; -
FIG. 10(A) is a view showing the surface roughness of a side face of a semiconductor light emitting element according to Example 2, andFIG. 10(B) is a view showing the surface roughness of a side face of Comparative Example 2 as a conventional semiconductor light emitting element; and -
FIG. 11 is a view showing a conventional wafer according to Comparative Example 2, and a compound semiconductor layer and electrodes each formed on the wafer. - 1, 1′ Semiconductor Light Emitting Elements
- 2, 2′ Substrate Pieces
- 3, 3′ Compound Semiconductor Layers
- 4, 4′ n-Electrodes
- 5, 5′ p-Electrodes
- 10, 10′ Wafers
- 11, 12 OF Surfaces
- 11′, 12′ OF Surfaces
- 20, 20′ Lamination Planes
- 21 to 28 Side Faces
- 21′ to 28′ Side Faces
- 31, 31′ n-Type Semiconductor Layers
- 32, 32′ Light Emitting Layers
- 33, 33′ p-Type Semiconductor Layers
- Before a description is given to the best modes, the outline of the embodiments will be described.
- A semiconductor light emitting element in an embodiment of the present application is a semiconductor light emitting element formed by laminating a compound semiconductor layer on a single crystal substrate, and dividing the single crystal substrate into pieces, wherein the single crystal substrate has a hexagonal crystalline structure in which a (0001) plane is a lamination plane on which the compound semiconductor is laminated, and a (1-100) plane, a (0-110) plane, a (−1010) plane, a (−1100) plane, a (01-10) plane, and a (10-10) plane are cleaved planes, and all side faces of each of substrate pieces as the divided single crystal substrate are formed of planes different from the cleaved planes of the single crystal substrate. The notation of planes is given herein using Miller indices, and it is assumed that the sign—present in the notation of planes overlies a numeral subsequent to the sign—.
- By dividing a crystal at the cleaved planes thereof, the resulting division planes become flat and smooth. By forming the side faces of the single crystal substrate of planes different from the cleaved planes of the crystalline structure in the single crystal substrate, the side faces of the substrate pieces as the divided single crystal substrate do not become flat and smooth faces but become faces with extremely small concaves and convexes. Therefore, when the single crystal substrate is divided in a fabrication step, it is sufficient to form the side faces of the substrate pieces of planes different from the cleaved planes. As a result, it is unnecessary to add a new fabrication step in order to improve light extraction efficiency.
- In the semiconductor light emitting element mentioned above, the lamination plane of the substrate piece may also be formed in a generally rectangular shape, and one side face of the substrate piece may also form an angle of not less than 5° and not more than 25° with respect to any of the cleaved planes.
- The angle formed between the individual cleaved planes which are the (1-100) plane, the (0-110) plane, the (−1010) plane, the (−1100) plane, the (01-10) plane, and the (10-10) plane of the hexagonal columnar crystalline structure is 60°. Therefore, when the substrate pieces are formed by dividing a lamination plane of the single crystal substrate into generally rectangular shapes, it is possible form each of the side surfaces of the substrate pieces of a plane different from the cleaved planes by performing the division such that each of the resulting division planes forms a predetermined angle with respect to any of the cleaved planes. Additionally, by adjusting the predetermined angle to a value of not less than 5° and not more than 25°, it is possible to ensure 5° or more for each of the side faces of the substrate piece as an angle formed thereby with respect to the cleaved plane. Therefore, by thus regulating the angle, it is possible to prevent the single crystal substrate from cracking first at the cleaved plane when the division is performed while circumventing the cleaved planes, and reliably form concaves and convexes in the side face.
- The lamination plane of the substrate piece may also be formed in a generally rectangular shape, and one side face of the substrate piece may form an angle of not less than 10° and not more than 20° with respect to any of the cleaved planes.
- By dividing the single crystal substrate such that one side face of the substrate piece forms an angle of not less than 10° and not more than 20° with respect to any of the cleaved planes, it is possible to ensure 10° or more for each of the side faces of the substrate piece as an angle formed thereby with respect to the cleaved plane. Therefore, by thus regulating the angle, it is possible to more reliably prevent the single crystal substrate from being cracked first at the cleaved plane when the division is performed while circumventing the cleaved planes, and form a larger number of concaves and convexes. This allows a further increase in light extraction efficiency.
- The single crystal substrate may also be formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide compound semiconductor, and an aluminum nitride-based compound semiconductor.
- When the single crystal substrate is formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide compound semiconductor, and an aluminum nitride-based compound semiconductor, and divided such that a lamination plane on which the compound semiconductor is laminated is the (0001) plane and formed in a generally rectangular shape, and each of the resulting division planes forms a predetermined angle with respect to any of the cleaved planes, it is possible to form all the side faces of the divided substrate pieces of planes different from the cleaved planes because each of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide compound semiconductor, and an aluminum nitride-based compound semiconductor has a hexagonal crystalline structure in which the (1-100) plane, the (0-110) plane, the (−1010) plane, the (−1100) plane, the (01-10) plane, and the (10-10) plane are cleaved planes.
- The compound semiconductor layer laminated on the single crystal substrate may also be formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, and an aluminum nitride-based compound semiconductor.
- The compound semiconductor layer can be formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, and an aluminum nitride-based compound semiconductor. In particular, when the single crystal substrate is made of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, and an aluminum nitride-based compound semiconductor, the compound semiconductor layer can be laminated in the same crystal orientation as that of the crystal substrate. As a result, when the single crystal substrate is divided into pieces, the side faces of the compound semiconductor layer are also formed of planes different from the cleaved planes. This allows an improvement in light extraction efficiency.
- A wafer in an embodiment of the present application is a wafer which is a single crystal substrate on which a layer of a compound semiconductor forming a semiconductor light emitting element is laminated, wherein the single crystal substrate has a hexagonal crystalline structure in which a (0001) plane is a lamination plane on which the compound semiconductor is laminated, and a (1-100) plane, a (0-110) plane, a (−1010) plane, a (−1100) plane, a (01-10) plane, and a (10-10) plane are cleaved planes, and an OF surface indicative of a crystal direction of the single crystal substrate is formed of a plane different from the cleaved planes.
- By forming the OF surface serving as a reference when the wafer is divided or an electrode pattern is formed of a plane different from the cleaved planes of the single crystal substrate, it is possible to form the side faces of the divided single crystal substrate (substrate pieces) of planes different from the cleaved planes when the compound semiconductor is laminated on the wafer, and patterned on the wafer as the single crystal substrate such that the side faces of the rectangular light emitting element are parallel with or perpendicular to the OF surface, and the wafer is divided therealong. By forming the side faces of the substrate pieces of planes different from the cleaved planes, the side faces do not become flat and smooth faces, but faces with extremely small concaves and convexes. Therefore, it is sufficient to form the side faces of the substrate pieces of planes different from the cleaved planes when the single crystal substrate is divided in a fabrication step. As a result, it is unnecessary to add a new fabrication step in order to improve light extraction efficiency.
- In the wafer mentioned above, the OF surface may also form an angle of not less than 5° and not more than 25° with respect to any of the cleaved planes.
- When it is assumed that the single crystal substrate has a hexagonal crystalline structure in which the (0001) plane is a lamination plane on which the compound semiconductor is laminated, and the (1-100) plane, the (0-110) plane, the (−1010) plane, the (−1100) plane, the (01-10) plane, and the (10-10) plane are the cleaved planes, the angle formed by one of the (1-100) plane, the (0-110) plane, the (−1010) plane, the (−1100) plane, the (01-10) plane, and the (10-10) plane with respect to another is 60° . Therefore, by forming the OF surface serving as a reference when the wafer is divided or an electrode pattern is formed of a plane forming a predetermined angle with respect to any of the cleaved planes, it is possible to form each of the side faces of the divided single crystal substrate (substrate pieces) of a plane different from the cleaved planes when the compound semiconductor is laminated on the wafer, and patterned on the wafer as the single crystal substrate such that the side faces of the rectangular light emitting element are parallel with or perpendicular to the OF surface, and the wafer is divided therealong. Additionally, by adjusting the predetermined angle to a value of not less than 5° and not more than 25°, it is possible to ensure 5° or more for each of the side faces of the substrate pieces as an angle formed thereby with respect to the cleaved plane. As a result, it is possible to prevent the wafer from being cracked first at the cleaved plane when the division is performed while circumventing the cleaved planes, and reliably form concaves and convexes in the side face.
- The OF surface may also form an angle of not less than 10° and not more than 20° with respect to any of the cleaved planes.
- By forming the OF surface serving as a reference when the wafer is divided or an electrode pattern is formed of a plane forming an angle of not less than 10° and not more than 20° with respect to any of the cleaved planes, it is possible to ensure 10° or more for each of the side faces of the divided single crystal substrate (substrate pieces) as an angle formed thereby with respect to the cleaved plane when the compound semiconductor is laminated on the wafer, and patterned on the wafer as the single crystal substrate such that the side faces of the rectangular light emitting element are parallel with or perpendicular to the OF surface, and the wafer is divided therealong. As a result, it is possible to more reliably prevent the wafer from being cracked first at the cleaved plane when the division is performed while circumventing the cleaved planes, and form a larger number of concaves and convexes. This allows a further increase in light extraction efficiency.
- The single crystal substrate may also be formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide compound semiconductor, and an aluminum nitride-based compound semiconductor.
- When the single crystal substrate is formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide compound semiconductor, and an aluminum nitride-based compound semiconductor, and divided such that a lamination plane on which the compound semiconductor is laminated is the (0001) plane and formed in a generally rectangular shape, and each of the resulting division planes forms a predetermined angle with respect to any of the cleaved planes, it is possible to form all the side faces of the divided substrate pieces of planes different from the cleaved planes because each of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide_compound semiconductor, and an aluminum nitride-based compound semiconductor has a hexagonal crystalline structure in which the (1-100) plane, the (0-110) plane, the (−1010) plane, the (−1100) plane, the (01-10) plane, and the (10-10) plane are cleaved planes.
- A semiconductor light emitting element in another embodiment of the present application is a semiconductor light emitting element formed by laminating a compound semiconductor layer on a single crystal substrate, and dividing the single crystal substrate into pieces, wherein the single crystal substrate has a hexagonal crystalline structure in which an a-plane is a lamination plane on which the compound semiconductor is laminated, and a c-plane and an m-plane each orthogonal to the a-plane are cleaved planes, and all side faces of each of substrate pieces as the divided single crystal substrate are formed of planes different from the cleaved planes of the single crystal substrate.
- By dividing a crystal at the cleaved planes thereof, the resulting division planes become flat and smooth. By forming the side faces of the single crystal substrate of planes different from the cleaved planes of the crystalline structure in the single crystal substrate, the side faces of the substrate pieces as the divided single crystal substrate do not become flat and smooth faces but become faces with extremely small concaves and convexes. Therefore, when the single crystal substrate is divided in a fabrication step, it is sufficient to form the side faces of the substrate pieces of planes different from the cleaved planes. As a result, it is unnecessary to add a new fabrication step in order to improve light extraction efficiency.
- In the semiconductor light emitting element mentioned above, the lamination plane of the substrate piece may also be formed in a generally rectangular shape, and one side face of the substrate piece may also form an angle of not less than 5° and not more than 85° with respect to either of the c-plane and the m-plane which are the cleaved planes.
- In the substrate having the hexagonal crystalline structure in which the a-plane forms a surface thereof, the c-plane and the m-plane serving as the cleaved planes are each perpendicular to the surface of the substrate, and the angle formed therebetween is 90°.Accordingly, when the substrate pieces are formed by dividing the lamination plane of the single crystal substrate into generally rectangular shapes, the division is performed such that each of the resulting division planes forms a predetermined angle with respect to either of the c-plane and the m-plane to allow each of the side faces of the substrate pieces to be formed of a plane different from the cleaved planes. Additionally, by adjusting the predetermined angle to a value of not less than 5° and not more than 85°, it is possible to ensure 5° or more for each of the side faces of the substrate pieces as an angle formed thereby with respect to the cleaved plane. Therefore, it is possible to prevent the substrate from cracking first at the cleaved plane when the division is performed while circumventing the cleaved planes, and reliably form concaves and convexes in the side face.
- The lamination plane of the substrate piece may also be formed in a generally rectangular shape, and one side face of the substrate piece forms an angle of not less than 30° and not more than 60° with respect to either of the c-plane and the m-plane. The arrangement makes it possible to ensure 15° or more for each of the side faces of the substrate pieces as an angle formed thereby with respect to the cleaved plane. Therefore, it is possible to more reliably prevent the single crystal substrate from being cracked first at the cleaved plane when the division is performed while circumventing the cleaved planes, and form a larger number of concaves and convexes. This allows a further increase in light extraction efficiency.
- The single crystal substrate may also be formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide compound semiconductor, and an aluminum nitride-based compound semiconductor.
- When the single crystal substrate is formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide compound semiconductor, and an aluminum nitride-based compound semiconductor, and divided such that a lamination plane on which the compound semiconductor is laminated is the a-plane and formed in a generally rectangular shape, and each of the resulting division planes forms a predetermined angle with respect to either of the c-plane and the m-plane which are the cleaved planes, it is possible to form all the side faces of the divided substrate pieces of planes different from the cleaved planes because each of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide compound semiconductor, and an aluminum nitride-based compound semiconductor has a hexagonal crystalline structure in which the c-plane and the m-plane are cleaved planes.
- The compound semiconductor layer laminated on the single crystal substrate may also be formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, and an aluminum nitride-based compound semiconductor.
- The compound semiconductor layer can be formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, and an aluminum nitride-based compound semiconductor. In particular, when the single crystal substrate is made of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, and an aluminum nitride-based compound semiconductor, the compound semiconductor layer can be laminated in the same crystal orientation as that of the crystal substrate. As a result, when the single crystal substrate is divided into pieces, the side faces of the compound semiconductor layer are also formed of planes different from the cleaved planes. This allows an improvement in light extraction efficiency.
- A wafer in another embodiment of the present application is a wafer which is a single crystal substrate on which a compound semiconductor layer forming a semiconductor light emitting element is laminated, wherein the single crystal substrate has a hexagonal crystalline structure in which an a-plane is a lamination plane on which the compound semiconductor is laminated, and a c-plane and an m-plane each orthogonal to the a-plane are cleaved planes, and an OF surface indicative of a crystal direction of the single crystal substrate is formed of a plane different from the cleaved planes.
- By forming the OF surface serving as a reference when the wafer is divided or an electrode pattern is formed of a plane different from the c-plane and the m-plane which are the cleaved planes of the single crystal substrate, it is possible to form the side faces of the divided single crystal substrate (substrate pieces) of planes different from the cleaved planes when the compound semiconductor is laminated on the wafer, and patterned on the wafer as the single crystal substrate such that the side faces of the rectangular light emitting element are parallel with or perpendicular to the OF surface, and the wafer is divided therealong. By forming the side faces of the substrate pieces of planes different from the cleaved planes, the side faces do not become flat and smooth faces, but faces with extremely small concaves and convexes. Therefore, it is sufficient to form the side faces of the substrate piece of planes different from the cleaved planes when the single crystal substrate is divided in a fabrication step. As a result, it is unnecessary to add a new fabrication step in order to improve light extraction efficiency.
- In the wafer mentioned above, the OF surface may also form an angle of not less than 5° and not more than 85° with respect to either of the cleaved planes.
- In the substrate having the hexagonal crystalline structure in which the a-plane forms a surface thereof, the c-plane and the m-plane serving which are the cleaved planes are each perpendicular to the surface of the substrate, and the angle formed therebetween is 90°. Accordingly, by forming the OF surface serving as a reference when the wafer is divided or an electrode pattern is formed of a plane forming a predetermined angle with respect to either of the c-plane and the m-plane which are the cleaved planes, it is possible to form each of the side faces of the divided single crystal substrate (substrate pieces) of a plane different from the cleaved planes when the compound semiconductor is laminated on the wafer, and patterned on the wafer as the single crystal substrate such that the side faces of the rectangular light emitting element are parallel with or perpendicular to the OF surface, and the wafer is divided therealong. Additionally, by adjusting the predetermined angle to a value of not less than 5° and not more than 85°, it is possible to ensure 5° or more for each of the side faces of the substrate pieces as an angle formed thereby with respect to the cleaved plane. Therefore, it is possible to prevent the wafer from cracking first at the cleaved plane when the division is performed while circumventing the cleaved planes, and reliably form concaves and convexes in the side face.
- The OF surface may also form an angle of not less than 30° and not more than 60° with respect to either of the c-plane and the m-plane as the cleaved planes.
- By forming the OF surface serving as a reference when the wafer is divided or an electrode pattern is formed of a plane forming an angle of not less than 30° and not more than 60° with respect to either of the c-plane and the m-plane which are the cleaved planes, it is possible to ensure 30° or more for each of the side faces of the divided single crystal substrate (substrate pieces) as an angle formed thereby with respect to the cleaved plane when the compound semiconductor is laminated on the wafer, and patterned on the wafer as the single crystal substrate such that the side faces of the rectangular light emitting element are parallel with or perpendicular to the OF surface, and the wafer is divided therealong. As a result, it is possible to more reliably prevent the wafer from being cracked first at the cleaved plane when the division is performed while circumventing the cleaved planes, and form a larger number of concaves and convexes. This allows a further increase in light extraction efficiency.
- The single crystal substrate may also be formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide compound semiconductor, and an aluminum nitride-based compound semiconductor.
- When the single crystal substrate is formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide compound semiconductor, and an aluminum nitride-based compound semiconductor, and divided such that a lamination plane on which the compound semiconductor is laminated is the a-plane and formed in a generally rectangular shape, and each of the resulting division planes forms a predetermined angle with respect to either of the c-plane and the m-plane which are the cleaved planes, it is possible to form all the side faces of the divided substrate pieces of planes different from the cleaved planes because each of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide compound semiconductor, and an aluminum nitride-based compound semiconductor has a hexagonal crystalline structure in which the c-plane and the m-plane are cleaved planes.
- Referring to the drawings, the embodiment of the present invention will be described hereinbelow in detail. In the drawings shown below, components having substantially the same functions will be denoted by the same reference numerals for the sake of simple explanation.
- A semiconductor light emitting element according to
Embodiment 1 will be described with reference toFIGS. 1 and 2 .FIG. 1 is a cross-sectional view showing a semiconductorlight emitting element 1 according to the present embodiment.FIG. 2 is a view showing a wafer according to the present embodiment, and a compound semiconductor layer and electrodes each formed on the wafer. - As shown in
FIG. 1 , the semiconductorlight emitting element 1 includes asubstrate piece 2, acompound semiconductor layer 3, an n-electrode 4, and a p-electrode 5, and is formed by dividing a wafer-state single crystal substrate on which the compound semiconductor layer is laminated. For thesubstrate piece 2 which is a single crystal substrate, any substrate piece having a light transmitting property can be used. In the present embodiment, thesubstrate piece 2 can be formed of any of a gallium nitride-based compound semiconductor, a silicon carbide compound semiconductor, a zinc oxide-based compound semiconductor, and an aluminum nitride-based compound semiconductor. - The semiconductor
light emitting element 1 is formed by dividing alamination plane 20 of awafer 10 shown inFIG. 2 into generally rectangular shapes. It is to be noted that a cross-sectional view along the line A-A′ ofFIG. 2 isFIG. 1 . When thesubstrate piece 2 is divided from thewafer 10, the division is performed such that the side faces 21 to 24 of thesubstrate piece 2 are formed of planes different from cleaved planes, so that the surfaces thereof are formed with extremely small concaves and convexes which are larger in number than when thewafer 10 is divided at the cleaved planes. - The
compound semiconductor layer 3 is laminated on the (0001) plane of thesubstrate piece 2 having a hexagonal crystalline structure. To improve the crystal quality of thecompound semiconductor layer 3, it is also possible to use a plane shifted by 0.2° to 5° from the (0001) plane of thesubstrate piece 2 as the plane on which thecompound semiconductor layer 3 is laminated. - The
compound semiconductor layer 3 can be formed of a gallium nitride-based compound semiconductor layer when thesubstrate piece 2 is made of, e.g., a gallium nitride-based compound semiconductor, a silicon carbide compound semiconductor, a zinc oxide-based compound semiconductor, or an aluminum nitride-based compound semiconductor. When thesubstrate piece 2 is made of, e.g., a zinc oxide-based compound semiconductor, thecompound semiconductor layer 3 can be formed of a zinc oxide-based compound semiconductor layer. In particular, when thesubstrate piece 2 is made of a gallium nitride-based compound semiconductor, thecompound semiconductor layer 3 is preferably formed of a gallium nitride-based compound semiconductor. When thesubstrate piece 2 is made of a zinc oxide-based compound semiconductor, thecompound semiconductor layer 3 is preferably formed of a zinc oxide-based compound semiconductor layer. - Although the
compound semiconductor layer 3 can be grown using an organic metal vapor phase growth method, it is also possible to use a molecular beam epitaxy method, an organic metal molecular beam epitaxy method, or the like. - When the
compound semiconductor layer 3 made of such a material is grown on the single crystal substrate (wafer 10), thecompound semiconductor layer 3 is laminated in a state where the direction of a cleaved plane of the single crystal substrate is coincident with the direction of a cleaved plane of thecompound semiconductor layer 3. Accordingly, the side faces of thecompound semiconductor layer 3 can also be formed into faces with extremely small concaves and convexes. - The
compound semiconductor layer 3 includes an n-type semiconductor layer 31, alight emitting layer 32, and a p-type semiconductor layer 33. It is also possible to provide a buffer layer between the n-type semiconductor layer 31 and thesubstrate piece 2. Thecompound semiconductor layer 3 is formed by successively growing the n-type semiconductor layer 31, thelight emitting layer 32, and the p-type semiconductor layer 33 on the single crystal substrate using a crystal growth apparatus. - The n-
electrode 4 is formed on the exposed n-type semiconductor layer 31 obtained by partly removing each of the p-type semiconductor layer 33, thelight emitting layer 32, and the n-type semiconductor layer 31 by dry etching, and thereby exposing the region of the single crystal substrate formed with thecompound semiconductor layer 3 where the n-electrode 4 is formed. When the single crystal substrate has an n-type conductivity, the n-electrode 4 may also be formed on the single crystal substrate which has been exposed by partly removing each of the p-type semiconductor layer 33, thelight emitting layer 32, the n-type semiconductor layer 31, and the single crystal substrate by dry etching. The n-electrode 4 may also be formed on the plane of the single crystal substrate opposite to the plane thereof on which thecompound semiconductor layer 3 is laminated. - The p-
electrode 5 is an electrode for bonding, and formed of Au. The p-electrode 5 can be formed into a multilayer structure. For example, a contact layer can be provided to provide an ohmic contact with the p-type semiconductor layer 33. The contact layer can be formed of In, Zn, Pt, Pd, Ni, an alloy containing at least one of these metals, or a conductive film. When the contact layer is formed of a conductive film, it can be formed of ITO or ZnO. - Additionally, a reflection layer for reflecting light passing through the p-
type semiconductor layer 33 in the direction of thesubstrate piece 2 can be provided next to the contact layer. The reflection layer can be formed of Ag, Al, Rh, or an alloy containing at least one of these metals, and is preferably formed of Ag or an Ag alloy having a high reflectance. - A detailed description will be given herein to the semiconductor
light emitting element 1 formed by dividing the single crystal substrate on which the compound semiconductor layer is laminated with reference toFIG. 2 , and further toFIG. 3 .FIG. 3 is a perspective view showing the wafer according to the present embodiment. - As shown in
FIGS. 2 and 3 , thewafer 10 has thecompound semiconductor layer 3 laminated on thelamination plane 20, and is formed with the n-electrode 4 and the p-electrode 5. After being scribed, thewafer 10 is divided along scribe lines into pieces, each of which serves as the semiconductorlight emitting element 1. Thewafer 10 has a generally disk shape formed with an OFsurface 11 serving as a reference when thewafer 10 is divided or an electrode pattern is formed, and is formed of a gallium nitride-based compound semiconductor, a silicon carbide compound semiconductor, a zinc oxide-based compound semiconductor, or an aluminum nitride-based compound semiconductor having a hexagonal crystalline structure. In each of these semiconductors having the hexagonal crystalline structure, the angle formed between any two of the (1-100) plane, the (0-110) plane, the (−1010) plane, the (−1100) plane, the (01-10) plane, and the (10-10) plane, which are the cleaved planes, is 60°. - The n-
electrode 4 and the p-electrode 5 are formed on thewafer 10 such that the side faces of the rectangular semiconductor light emitting element are parallel with or perpendicular to theOF surface 11, and the arrangement thereof is perpendicular to and parallel with theOF surface 11. When thewafer 10 is divided, the division is performed along the electrode pattern in a direction parallel with or perpendicular to theOF surface 11. In the present embodiment, theOF surface 11 is provided in a state where it forms an angle θ of 15° with respect to the (1-100) plane which is the cleaved plane. By dividing thewafer 10 along the electrode pattern, theside face 21 of thesubstrate piece 2 formed in a rectangular shape is in a state where it forms an angle of 15° with respect to the (1-100) plane which is the cleaved plane. - That is, by setting the angle formed between the
side face 21 of thesubstrate piece 2 and the (1-100) plane to 15°, theside face 21 of thesubstrate piece 2 also forms an angle of 45° with respect to the (10-10) plane, and forms an angle of 75° with respect to the (01-10) plane. On the other hand, theside face 22 adjacent to the side face 21 forms an angle of 75° with respect to the (1-100) plane, forms an angle of 45° with respect to the (10-10) plane, and forms an angle of 15° with respect to the (01-10) plane. - The side face 23 opposite to the
side face 21 also forms an angle of 15° with respect to the (1-100) plane, forms an angle of 45° with respect to the (10-10) plane, and forms an angle of 75° with respect to the (01-10) plane, similarly to theside face 21. Further, theside face 24 parallel with theside face 22 also forms an angle of 75° with respect to the (1-100) plane, forms an angle of 45° with respect to the (10-10) plane, and forms an angle of 15° with respect to the (01-10) plane, similarly to theside face 22. - By thus dividing the
wafer 10 having the single crystal substrate and the compound semiconductor layer laminated thereon into pieces, the side faces 21 to 24 of thesubstrate piece 2 can be formed of planes different from the cleaved planes. - The division can be easily performed by forming trenches each partitioning the
wafer 10 into pieces and having a depth of several tens of micrometers using a laser scribe apparatus, and splitting thewafer 10 at the trenches. - The trenches formed by the laser scribing may be formed either in the plane of the
wafer 10 on which thecompound semiconductor layer 3 is laminated or on the plane thereof opposite to the plane on which thecompound semiconductor layer 3 is laminated. However, the trenches are preferably formed in the plane opposite to the plane on which thecompound semiconductor layer 3 is laminated because the same concaves and convexes as formed in thesubstrate piece 2 are formed also in the division planes of thecompound semiconductor layer 3 after it is divided into pieces. - By thus forming the side faces 21 to 24 of the
substrate piece 2 of planes different from the cleaved planes, it is possible to form the side planes 21 to 24 into faces formed with extremely small concaves and convexes, not into flat and smooth faces, and improve light extraction efficiency. - Thus, it is sufficient to form the side faces of the
substrate piece 2 of planes different from the cleaved planes when the single crystal substrate is divided in a fabrication step. As a result, it is unnecessary to add a new fabrication step in order to improve light extraction efficiency by forming concaves and convexes in the side faces of the semiconductorlight emitting element 1. Therefore, complication during fabrication and an increase in fabrication cost can be suppressed. - The present embodiment has described the case where the division is performed such that each of the side faces of the
substrate piece 2 forms an angle of 15° with respect to the cleaved plane. This is because, when the side surface of thesubstrate piece 2 used as a reference is caused to form an angle of 15° with respect to the cleaved surface, it is possible to form an angle of not less than 15° with respective each of the cleaved planes, and the angle formed between the different cleaved planes is constantly 60° . Therefore, it is sufficient for the angle formed by the side face of thesubstrate piece 2 used as the reference with reference to the cleaved plane to be more than 0° and less than 30°. - However, when the angle is close to 0° or 30°, a crack may occur first at the cleaved plane where cleavage is easy. Therefore, by setting the angle to a value of not less than 5° and not more than 25°, each of the side faces of the
substrate piece 2 is allowed to form an angle of not less than 5° with respect to the cleaved plane. As a result, it is possible to prevent a crack occurring first at the cleaved plane when the division is performed while circumventing the cleaved planes. - By further causing each of the side faces of the
substrate piece 2 to form an angle of not less than 10° and not more than 20° with respect to the cleaved plane, the side face is allowed to form an angle of not less than 10° with respect to the cleaved plane. As a result, it is possible to more reliably prevent a crack occurring first at the cleaved plane, form a larger number of concaves and convexes, and further increase light extraction efficiency. - A semiconductor light emitting element according to
Embodiment 2 will be described with reference toFIGS. 7 and 8 . Although the structure and configuration of a semiconductorlight emitting element 1′ according to the present embodiment are the same in outer appearance as those of the semiconductorlight emitting element 1 according toEmbodiment 1, the plane orientation of the outer surface is different from that inEmbodiment 1 so that reference numerals are changed from those ofEmbodiment 1. - As shown in
FIG. 7 , the semiconductorlight emitting element 1′ includes asubstrate piece 2′, acompound semiconductor layer 3′, an n-electrode 4′, and a p-electrode 5′, and is formed by dividing a wafer-state single crystal substrate on which the compound semiconductor layer is laminated. For thesubstrate piece 2′ which is a single crystal substrate, any substrate having a light transmitting property can be used. In the present embodiment, thesubstrate piece 2′ can be formed of any of a gallium nitride-based compound semiconductor, a silicon carbide compound semiconductor, a zinc oxide-based compound semiconductor, and an aluminum nitride-based compound semiconductor. - As shown in
FIG. 8 , the semiconductorlight emitting element 1′ is formed by dividing alamination plane 20′ of a wafer. It is to be noted thatFIG. 7 is a cross-sectional view along the line B-B′ ofFIG. 8 . When thesubstrate piece 2′ is divided from the wafer, the division is performed such that the side faces 21′ to 24′ of thesubstrate 2′ are formed of planes different from cleaved planes, so that the surfaces thereof are formed with extremely small concaves and convexes which are larger in number than when the wafer is divided at the cleaved planes. - The
compound semiconductor layer 3′ is laminated on the a-plane of thesubstrate piece 2′ having a hexagonal crystalline structure. To improve the crystal quality of thecompound semiconductor layer 3′, it is also possible to use a plane shifted by 0.2° to 5° from the a-plane of thesubstrate piece 2′ as the plane on which thecompound semiconductor layer 3′ is laminated. - The
compound semiconductor layer 3′ can be formed of a gallium nitride-based compound semiconductor layer when thesubstrate piece 2′ is made of, e.g., a gallium nitride-based compound semiconductor, a silicon carbide compound semiconductor, a zinc oxide-based compound semiconductor, or an aluminum nitride-based compound semiconductor. When thesubstrate piece 2′ is made of, e.g., a zinc oxide-based compound semiconductor, thecompound semiconductor layer 3′ can be formed of a zinc oxide-based compound semiconductor layer. In particular, when thesubstrate piece 2′ is made of a gallium nitride-based compound semiconductor, thecompound semiconductor layer 3′ is preferably formed of a gallium nitride-based compound semiconductor. When thesubstrate piece 2′ is made of a zinc oxide-based compound semiconductor, thecompound semiconductor layer 3′ is preferably formed of a zinc oxide-based compound semiconductor layer. - When the
compound semiconductor layer 3′ made of such a material is grown on thesingle crystal substrate 2′, thecompound semiconductor layer 3′ is laminated in a state where the direction of a cleaved plane of thesingle crystal substrate 2′ is coincident with the direction of a cleaved plane of thecompound semiconductor layer 3′. Accordingly, the side faces of thecompound semiconductor layer 3′ can also be formed into faces with extremely small concaves and convexes. - The
compound semiconductor layer 3′ includes an n-type semiconductor layer 31′, alight emitting layer 32′, and a p-type semiconductor layer 33′. It is also possible to provide a buffer layer between the n-type semiconductor layer 31′ and thesubstrate piece 2′. A formation method of thecompound semiconductor layer 3′ is the same as inEmbodiment 1. - As for the configurations, structures, formation places, and formation method of the n-
electrode 4′ and the p-electrode 5′, they are the same as inEmbodiment 1. - Additionally, a reflection layer for reflecting light passing through the p-
type semiconductor layer 33′ in the direction of thesubstrate piece 2′ can be provided next to the contact layer. The reflection layer can be formed of Ag, Al, Rh, or an alloy containing at least one of these metals, and is preferably formed of Ag or an Ag alloy having a high reflectance. - A detailed description will be given herein to the semiconductor
light emitting element 1′ formed by dividing the single crystal substrate on which the compound semiconductor layer is laminated with reference toFIG. 8 , and further toFIG. 9 . - As shown in
FIGS. 8 and 9 , thewafer 10′ has thecompound semiconductor layer 3′ laminated on the single crystal substrate, and is formed with the n-electrode 4′ and the p-electrode 5′. After being scribed, thewafer 10′ is divided along scribe lines into pieces, each of which serves as the semiconductor light emitting element V. Thewafer 10′ is in the shape of a rectangular plate formed with an OFsurface 11′ serving as a reference when the wafer is divided or an electrode pattern is formed, and is formed of a gallium nitride-based compound semiconductor, a silicon carbide compound semiconductor, a zinc oxide-based compound semiconductor, or an aluminum nitride-based compound semiconductor having a hexagonal crystalline structure. In each of these semiconductors having the hexagonal crystalline structure, the angle formed between a c-plane and a m-plane which are the cleaved planes is 90° - The n-
electrode 4′ and the p-electrode 5′ are formed on thewafer 10′ such that the side faces of the rectangular light emitting element are parallel with or perpendicular to theOF surface 11′, and the arrangement thereof is perpendicular to and parallel with theOF surface 11′. When thewafer 10′ is divided, the division is performed along the electrode pattern in a direction parallel with or perpendicular to theOF surface 11′. In the present embodiment, theOF surface 11′ is provided in a state where it forms an angle of 45° with respect to the m-plane which is the cleaved plane. By dividing thewafer 10′ along the electrode pattern, the side face 21′ of thesubstrate piece 2′ formed in a rectangular shape is in a state where it forms an angle of 45° with respect to the m-plane which is the cleaved plane. - That is, by setting the angle formed between the side face 21′ of the
substrate piece 2′ and the m-plane to 45°, the side face 21′ of thesubstrate piece 2′ forms an angle of 45° with respect to the c-plane. On the other hand, the side face 22′ adjacent to the side face 21′ forms an angle of 45° with respect to the m-plane, and also forms an angle of 45° with respect to the c-plane. - The side face 23′ opposite to the side face 21′ also forms an angle of 45° with respect to the m-plane, and also forms an angle of 45° with respect to the c-plane, similarly to the side face 21′. Further, the side face 24′ parallel with the side face 22′ also forms an angle of 45° with respect to the m-plane, and forms an angle of 45° with respect to the c-plane, similarly to the side face 22′.
- By thus dividing the
wafer 10′ having the single crystal substrate and the compound semiconductor layer laminated thereon into pieces, the side faces 21′ to 24′ of thesubstrate piece 2′ can be formed of planes different from the cleaved planes. - The division can be easily performed by forming trenches each partitioning the
wafer 10′ into pieces and having a depth of several tens of micrometers using a laser scribe apparatus, and splitting thewafer 10′ along the trenches. - The trenches formed by the laser scribe apparatus may be formed either in the plane of the
wafer 10′ on which thecompound semiconductor layer 3′ is laminated or on the plane thereof opposite to the plane on which thecompound semiconductor layer 3′ is laminated. - By thus forming the side faces 21′ to 24′ of the
substrate piece 2′ of planes different from the cleaved planes, it is possible to form the side planes 21′ to 24′ into faces formed with extremely small concaves and convexes, not into flat and smooth faces, and improve light extraction efficiency. - Thus, it is sufficient to form the side faces of the
substrate piece 2′ of planes different from the cleaved planes when the single crystal substrate is divided in a fabrication step. As a result, it is unnecessary to add a new fabrication step in order to improve light extraction efficiency by forming concaves and convexes in the side faces of the semiconductorlight emitting element 1′. Therefore, complication during fabrication and an increase in fabrication cost can be suppressed. - The present embodiment has described the case where the division is performed such that each of the side faces of the
substrate piece 2′ forms an angle of 45° with respect to the cleaved plane. This is because, when the side surface of thesubstrate piece 2′ used as a reference is caused to form an angle of 45° with respect to the cleaved surface, it is possible to form an angle of 45° with respective each of the cleaved planes, and the angle formed between the different cleaved planes is constantly 90°. Therefore, it is sufficient for the angle formed by the side face of thesubstrate piece 2′ used as the reference with reference to the cleaved plane to be more than 0° and less than 90°. - However, when the angle is close to 0° or 90°, a crack may occur first at the cleaved plane where cleavage is easy. Therefore, by setting the angle thereof to a value of not less than 5° and not more than 85°, each of the side faces of the
substrate piece 2′ is allowed to form an angle of not less than 5° with respect to the cleaved plane. As a result, it is possible to prevent a crack occurring first at the cleaved plane when the division is performed while circumventing the cleaved planes. - By further causing each of the side faces of the
substrate piece 2′ to form an angle of not less than 30° and not more than 60° with respect to the cleaved plane, the side face is allowed to form an angle of not less than 30° with respect to the cleaved plane. As a result, it is possible to more reliably prevent a crack occurring first at the cleaved plane, form a larger number of concaves and convexes, and further increase light extraction efficiency. - The semiconductor
light emitting element 1 described inEmbodiment 1 and having the configuration shown inFIG. 1 was actually fabricated. An example of a fabrication method of the semiconductorlight emitting element 1 will be described hereinbelow.FIGS. 4(A) and 4(B) are graphs each showing the surface roughness of each of the side faces of the semiconductor light emitting element of the present example.FIG. 5 is a view showing a conventional wafer, and a compound semiconductor layer and electrodes each formed on the wafer.FIGS. 6(A) and 6(B) are micrographs of the semiconductor light emitting element of the present example, andFIGS. 6(C) and 6(D) are micrographs of a conventional semiconductor light emitting element for comparison. - It is to be noted that the thickness, size, and the like of the semiconductor
light emitting element 1 when it was fabricated are only exemplary, and are not limited to the following numerals. The thickness, size, and the like thereof can also be changed appropriately. - Although the following description primarily shows a growth method of a gallium nitride-based compound semiconductor using an organic metal vapor phase growth method, the growth method is not limited thereto. It is also possible to use a molecular beam epitaxy method, an organic metal molecular beam epitaxy method, or the like.
- As the single crystal substrate serving as the
substrate piece 2 after division, a wafer with a thickness of about 350 μm and a diameter of 2 inches (50.8 mm) which is made of gallium nitride having a hexagonal crystalline structure was used. The wafer was formed such that thelamination plane 20 on which the compound semiconductor layer was to be laminated was the (0001) plane, the surface thereof was mirror finished, and theOF surface 11 forms anangle 0 of 15° with respect to the (1-100) plane which was the cleaved plane of the single crystal substrate. - After the single crystal substrate was placed on a substrate holder in a reaction vessel, cleaning for removing contamination, such as an organic material, and moisture each adhering to the surface of the single crystal substrate was performed by allowing a hydrogen gas, a nitrogen gas, and ammonia to flow at respective flow rates of 4 liter/minute, 4 liter/minute, and 2 liter/minute, while setting the temperature of the single crystal substrate to 1060° C., and holding the temperature for 10 minutes.
- Then, the n-
type semiconductor layer 31 made of GaN doped with Si was grown to a thickness of 2 μm by supplying ammonia, trimethyl gallium (hereinafter abbreviated as TMG), and monosilane diluted to 10 ppm at 2 liter/minute, 80 μmol/minute, and 10 cc/minute, respectively, while allowing a nitrogen gas and a hydrogen gas to flow as carrier gases at respective flow rates of 15 liter/minute and 4 liter/minute, and holding the temperature of the single crystal substrate at 1060° C. The electron concentration of the n-type semiconductor layer 31 was 1×1018 cm−3. - After the n-
type semiconductor layer 31 was grown, the supply of monosilane was stopped, and a clad layer (not shown) made of undoped Al0.05Ga0.95N was grown to a thickness of 0.05 μm by supplying ammonia, TMG, and trimethyl aluminum (hereinafter abbreviated as TMA) at respective flow rates of 2 liter/minute, 40 μmol/minute, and 3 μmol/minute, while allowing a nitrogen gas and a hydrogen gas to flow as carrier gases at respective flow rates of 15 liter/minute and 4 liter/minute, and holding the temperature of the single crystal substrate at 1060° C. The electron concentration of the clad layer was 5×1016 cm−3. - After the clad layer was grown, the supply of TMG and TMA was stopped, and a quantum layer (not shown) of a quantum well structure made of undoped In0.15Ga0.85N was grown to a thickness of 2 nm by supplying nitrogen as a carrier gas, ammonia, TMG, and trimethyl indium (hereinafter abbreviated as TMI) at respective flow rates of 12 liter/minute, 8 liter/minute, 4 μmol/minute, and 5 μmol/minute, while reducing the temperature of the single crystal substrate to 700° C., and holding the temperature.
- After the growth of the quantum layer, the supply of TMI was stopped, and a barrier layer (not shown) made of undoped GaN was grown to a thickness of 12 nm by supplying nitrogen as a carrier gas, ammonia, and TMG at respective flow rates of 12 liter/minute, 8 liter/minute, and 20 μmol/minute. Then, the supply of TMG was stopped, and a well layer (not shown), a barrier layer (not shown), a well layer (not shown), a barrier layer (not shown), and a well layer (not shown) were further formed by repeating the same procedure. That is, the four quantum layers and the three barrier layers were alternately laminated.
- After the final quantum layer (not shown) was grown, the supply of TMI was stopped, and undoped Al0.05Ga0.95N (not shown) was grown in succession to a thickness of 3 nm by supplying nitrogen as a carrier gas, ammonia, TMG and TMA at respective flow rates of 14 liter/minute, 6 liter/minute, 2 μmol/minute, and 0.15 μmol/minute, while increasing the temperature of the single crystal substrate toward 1060° C.
- Then, the temperature of the single crystal substrate was increased and, when the temperature reached 1060° C., the p-
type semiconductor layer 33 made of Al0.05Ga0.95N doped with Mg was grown to a thickness of 200 nm by supplying ammonia, TMG, TMA, and biscyclopentadienyl magnesium (hereinafter abbreviated as Cp2Mg) at respective flow rates of 2 liter/minute, 40 μmol/minute, 3 μmol/minute, and 0.1 μmol/minute, while allowing a nitrogen gas and a hydrogen gas to flow as carrier gases at respective flow rates of 15 liter/minute and 4 liter/minute. The Mg concentration of the p-type semiconductor layer 33 was 1×1020 cm −3. - After the p-
type semiconductor layer 33 was grown, the supply of TMG, TMA, and Cp2Mg was stopped, and the single crystal substrate was cooled to about a room temperature, while a nitrogen gas and ammonia were allowed to flow at respective flow rates of 8 liter/minute and 2 liter/minute, so that thewafer 10 in which thecompound semiconductor layer 3 made of a gallium nitride-based compound semiconductor was laminated on the single crystal substrate was retrieved from the reaction vessel. - To the laminate structure made of the gallium
nitride compound semiconductor 3 thus formed, annealing was not performed separately, and a SiO2 film was deposited on the surface thereof by a CVD method. Thereafter, a SiO2 mask for etching was patterned into a square shape with a side having a length of 0.8 mm by photolithography and wet etching. Then, the surface of the n-type semiconductor layer 31 was exposed by partly removing each of the p-type semiconductor layer 33, thelight emitting layer 32, the clad layer, and the n-type semiconductor layer 31 by a depth of about 500 nm in a direction reverse to the direction of lamination by a reactive ion etching method. - Then, by photolithography and a sputtering method, the n-
electrode 4 which was a laminate of a contact layer made of Ti with a thickness of 100 nm and an n-side bonding layer made of Au with a thickness of 500 nm was formed on a part of the surface of the exposed n-type semiconductor layer 31. After the SiO2 mask for etching was further removed by wet etching, the p-electrode 5 which was a laminate of a contact layer (not shown) made of Pt with a thickness of 3 nm, a reflection layer made of Rh with a thickness of 300 nm, and a p-side bonding layer made of Au with a thickness of 800 nm was formed on substantially the entire surface of the p-type semiconductor layer 33 by photolithography and a sputtering method. - In the three photolithographic steps mentioned above, a photomask patterned in a grid-like configuration was aligned with respect to the
OF surface 11 so that the side faces of the rectangular light emitting element were parallel with or perpendicular to theOF surface 11. In this manner, thewafer 10 in which an etching pattern, and the arrangements of the n-electrodes 4 and the p-electrodes 5 were perpendicular to and parallel with theOF surface 11, as shown inFIG. 2 , was obtained. - Thereafter, the thickness of the
wafer 10 was adjusted to about 300 μm by polishing the plane of thewafer 10 opposite to the plane thereof on which thecompound semiconductor layer 3 was laminated. - Then, using the laser scribe apparatus, split trenches each having a depth of 70 μm were formed in the plane of the
wafer 10 opposite to the plane thereof on which thecompound semiconductor layer 3 was laminated to extend perpendicularly to and in parallel with theOF surface 11. Then, thewafer 10 was divided along the scribe lines into pieces by applying a roller to the plane on which thecompound semiconductor layer 3 was laminated, whereby the square semiconductorlight emitting elements 1 each with a side having a length of 0.8 mm was obtained. - Since each of the semiconductor
light emitting elements 1 thus obtained was formed such that theOF surface 11 forms an angle of 15° with respect to the (1-100) plane which was the cleaved plane of the single crystal substrate, each of the side faces thereof forms an angle of 15° with respect to the cleaved plane. -
FIG. 4(A) shows the surface roughness of theside face 21 of the semiconductorlight emitting element 1 forming an angle of 15° with respect to the (1-100) plane which is the cleaved plane. On the other hand,FIG. 4(B) shows the surface roughness of theside face 25 of the conventional semiconductor light emitting element as Comparative Example 1, which was fabricated by a conventional method wherein division was performed by forming an OFsurface 12 in parallel with the (1-100) plane as the cleaved plane, and forming scribe trenches in directions perpendicular to and parallel with theOF surface 12, as shown inFIG. 5 . - As can be seen from
FIG. 4(A) , extremely small concaves and convexes are formed in theside face 21 of the semiconductorlight emitting element 1 of the present example which forms an angle of 15° with respect to the (1-100) plane as the cleaved plane. - By contrast, as can be seen from
FIG. 4(B) , theside face 25 of the semiconductor light emitting element of Comparative Example 1 which is parallel with the (1-100) plane as the cleaved plane is relatively flat and smooth compared with theside face 21 of FIG. - 4(A), though it is a slightly rough surface with concaves and convexes.
- The concave and convex conditions of the side faces 21 and 25 can also be observed with an optical microscope or the like.
FIG. 6(A) is an optical micrograph of theside face 21 of the semiconductorlight emitting element 1 of the present example which forms an angle of 15° with respective to the (1-100) plane as the cleaved plane shown inFIG. 2 .FIG. 6(B) is an optical micrograph of theperpendicular side face 22 adjacent to theside face 21. It will be understood that concaves and convexes are formed across the entire surfaces of both of the side planes 21 and 22. This is because each of the side faces 21 and 22 is different in direction from any cleaved plane. Because theplanes planes -
FIG. 6(C) is an optical micrograph of theside plane 25 of the semiconductor light emitting element of Comparative Example 1 which is parallel with the (1-100) plane as the cleaved plane shown inFIG. 5 .FIG. 6(D) is an optical micrograph of avertical side plane 26 adjacent thereto. It will be understood that, because theside plane 26 is different in direction from the cleaved plane, concaves and convexes are formed therein in the same manner as in the side faces 21 and 22, while theside face 25 is a substantially flat and smooth face though a level difference has been locally produced. - Then, the semiconductor light emitting element according to the present example and the semiconductor light emitting element of Comparative Example 1 were connected onto submounts each composed of a Si diode via Au bumps by downwardly facing the planes thereof formed with the n-
electrodes 4 and the p-electrodes 5. The submounts were placed on stems with an Ag paste, and molded with a transparent resin. When the semiconductor light emitting element according to the present example and the semiconductor light emitting element of Comparative Example 1 were each driven with a forward current of 350 mA, each of them emitted blue light with a peak emission wavelength of about 460 nm. - However, a difference was recognized between respective light emission outputs. As shown in
FIG. 5 , the light output of the semiconductor light emitting element of Comparative Example 1 which was divided as shown inFIG. 5 to have the side faces in directions parallel with cleaved planes was 201 mW. By contrast, as shown inFIG. 2 , the light output of the semiconductorlight emitting element 1 according to the present example which was formed by division such that all the side faces are composed of planes different from the cleaved planes as shown inFIG. 2 was 220 mW, which was about 10% higher than the light output of the semiconductor light emitting element having the side faces in the directions parallel with the cleaved planes. - The semiconductor
light emitting element 1′ according toEmbodiment 2 and having the configuration shown inFIG. 7 was actually fabricated. An example of a fabrication method of the semiconductorlight emitting element 1′ will be described hereinbelow. - Although the following description primarily shows a growth method of a gallium nitride-based compound semiconductor using an organic metal vapor phase growth method, the growth method is not limited thereto. It is also possible to use a molecular beam epitaxy method, an organic metal molecular beam epitaxy method, or the like.
- For the single crystal substrate serving as the
substrate piece 2′ after division, a wafer in a square shape with a thickness of about 350 μm and a side of 10 mm which was made of gallium nitride having a hexagonal crystalline structure was used. The wafer was formed such that thelamination plane 20 on which the semiconductor layer was to be laminated was the a-plane, the surface thereof was mirror finished, and theOF surface 11′ forms an angle θ of 45° with respect to the m-plane which was the cleaved plane of the single crystal substrate. - After the single crystal substrate was placed on a substrate holder in a reaction vessel, cleaning for removing contamination, such as an organic material, and moisture each adhering to the single crystal substrate was performed.
- Then, the n-
type semiconductor layer 31′ made of GaN doped with Si, the MQWlight emitting layer 32′ obtained by alternately laminating an n-type clad layer (not shown) made of undoped Al0.03Ga0.97N, a quantum layer (not shown) of a quantum well structure made of undoped In0.15Ga0.85N, and a barrier layer (not shown) made of undoped GaN, and the p-type semiconductor layer 33′ made of Al0.03Ga0.97N doped with Mg were successively grown. - To the laminate structure made of the gallium
nitride compound semiconductor 3′ thus formed, annealing was not performed separately, and a SiO2 film was deposited on the surface thereof by a CVD method. Thereafter, a SiO2 mask for etching was patterned into a square shape with a side having a length of 1 mm by photolithography and wet etching. Then, the surface of the n-type semiconductor layer 31′ was exposed by partly removing each of the p-type semiconductor layer 33′, thelight emitting layer 32′, the clad layer, and the n-type semiconductor layer 31′ in a direction reverse to the direction of lamination by a reactive ion etching method. - Then, by photolithography and a sputtering method, the n-
electrode 4′ which was a laminate of a contact layer made of Ti and an n-side bonding layer made of Au was formed on a part of the surface of the exposed n-type semiconductor layer 31. After the SiO2 mask for etching was further removed by wet etching, the p-electrode 5′ which was a laminate of a contact layer (not shown) made of Pt, a reflection layer made of Ag, a barrier layer made of Ti, and a p-side bonding layer made of Au was formed on substantially the entire surface of the p-type semiconductor layer 33′ by photolithography and a sputtering method. - In the three photolithographic steps mentioned above, a photomask patterned in a grid-like configuration was aligned with respect to the
OF surface 11′ so that the side faces of the rectangular light emitting element were parallel with or perpendicular to theOF surface 11′. In this manner, thewafer 10′ in which an etching pattern, and the arrangements of the n-electrodes 4′ and the p-electrodes 5′ were perpendicular to and parallel with theOF surface 11′, as shown inFIG. 8 , was obtained. - Thereafter, the thickness of the
wafer 10′ was adjusted to about 300 μm by polishing the plane of thewafer 10′ opposite to the plane thereof on which thecompound semiconductor layer 3′ was laminated. - Then, using the laser scribe apparatus, split trenches each having a depth of 40 μm were formed in the plane of the
wafer 10′ opposite to the plane thereof on which thecompound semiconductor layer 3′ was laminated to extend perpendicularly to and in parallel with theOF surface 11′. Then, thewafer 10′ was divided along the scribe lines into pieces by applying the cutter blade of a braking apparatus to the plane on which thecompound semiconductor layer 3′ was laminated in alignment with the positions of the split trenches, whereby the square semiconductorlight emitting elements 1′ each with a side having a length of 1 mm was obtained. - Since each of the semiconductor
light emitting elements 1′ thus obtained was formed such that theOF surface 11′ forms an angle of 45° with respect to the m-plane which was the cleaved plane of thesingle crystal substrate 2′, each of the side faces thereof forms an angle of 45° with respect to the cleaved plane. -
FIG. 10(A) shows a schematic diagram of the concave and convex condition of the side face 21′ of the semiconductorlight emitting element 1′ of the present example forming an angle of 45° with respect to the m-plane. On the other hand,FIG. 10(B) shows a schematic diagram of the concave and convex condition of the side face 25′ of the conventional semiconductor light emitting element of Comparative Example 2, which was fabricated by a conventional method wherein division is performed by forming an OFsurface 12′ in parallel with the m-plane, and forming split trenches in directions perpendicular to and parallel with theOF surface 12′, as shown inFIG. 11 . - As can be seen from
FIG. 10(A) , extremely small concaves and convexes are formed in the side face 21′ of the semiconductorlight emitting element 1′ of the present example. By contrast, as can be seen fromFIG. 10(B) , the side face 25′ of the semiconductor light emitting element of Comparative Example 2 is relatively flat and smooth compared with the side face 21′ ofFIG. 10(A) , though it is a slightly rough surface with concaves and convexes. - Then, theses semiconductor light emitting elements were connected onto submounts each composed of a Si diode via Au bumps by downwardly facing the respective planes thereof formed with the
electrodes 4′ and 5′. The submounts were each placed on stems with an Ag paste, and molded with a transparent resin. When the semiconductor light emitting elements were each driven with a forward current of 350 mA, each of them emitted blue light with a peak emission wavelength of 460 nm. However, a difference was recognized between respective light emission outputs. The light output of the semiconductor light emitting element of Comparative Example 2 was 137 mW. By contrast, the light output of the semiconductorlight emitting element 1′ of the present example was 158 mW, which was about 15% higher than the light output of the semiconductor light emitting element of Comparative Example 2 having the side faces in directions parallel with the cleaved planes. - In accordance with the present invention, it is possible to form concaves and convexes in the side faces of a semiconductor light emitting element, and improve light extraction efficiency without the need to add a new fabrication step. Therefore, the present invention is preferable for a semiconductor light emitting element formed by laminating a semiconductor layer on a translucent substrate, a wafer, or the like.
Claims (7)
1-9. (canceled)
10. A semiconductor light emitting element formed by laminating a compound semiconductor layer on a single crystal substrate, and dividing the single crystal substrate into pieces, wherein
the single crystal substrate has a hexagonal crystalline structure in which an a-plane is a lamination plane on which the compound semiconductor layer is laminated, and a c-plane and an m-plane each orthogonal to the a-plane are cleaved planes, and
all side faces of each of substrate pieces as the divided single crystal substrate are formed of planes different from the cleaved planes of the single crystal substrate.
11. The semiconductor light emitting element of claim 10 , wherein the lamination plane of the substrate piece is formed in a generally rectangular shape, and one side face of the substrate piece forms an angle of not less than 5° and not more than 85° with respect to either of the cleaved planes.
12. The semiconductor light emitting element of claim 10 , wherein the lamination plane of the substrate piece is formed in a generally rectangular shape, and one side face of the substrate piece forms an angle of not less than 30° and not more than 60° with respect to either of the cleaved planes.
13. The semiconductor light emitting element of any one of claims 10 to 12 , wherein the single crystal substrate is formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, a silicon carbide-based compound semiconductor, and an aluminum nitride-based compound semiconductor.
14. The semiconductor light emitting element of any one of claims 10 to 13 , wherein the compound semiconductor layer laminated on the single crystal substrate is formed of any of a gallium nitride-based compound semiconductor, a zinc oxide-based compound semiconductor, and an aluminum nitride-based compound semiconductor.
15-18. (canceled)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/689,759 US20100187565A1 (en) | 2006-04-27 | 2010-01-19 | Semiconductor light emitting element and wafer |
Applications Claiming Priority (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006123258A JP2007294804A (en) | 2006-04-27 | 2006-04-27 | Semiconductor light emitting element and wafer |
JP2006-123258 | 2006-04-27 | ||
JP2007115554A JP2008277323A (en) | 2007-04-25 | 2007-04-25 | Semiconductor light-emitting element and wafer |
JP2007-115554 | 2007-04-25 | ||
PCT/JP2007/059562 WO2007126158A1 (en) | 2006-04-27 | 2007-04-27 | Semiconductor light emitting element and wafer |
US29866408A | 2008-10-27 | 2008-10-27 | |
US12/689,759 US20100187565A1 (en) | 2006-04-27 | 2010-01-19 | Semiconductor light emitting element and wafer |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2007/059562 Division WO2007126158A1 (en) | 2006-04-27 | 2007-04-27 | Semiconductor light emitting element and wafer |
US29866408A Division | 2006-04-27 | 2008-10-27 |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100187565A1 true US20100187565A1 (en) | 2010-07-29 |
Family
ID=38655664
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/298,664 Expired - Fee Related US7915714B2 (en) | 2006-04-27 | 2007-04-27 | Semiconductor light emitting element and wafer |
US12/689,759 Abandoned US20100187565A1 (en) | 2006-04-27 | 2010-01-19 | Semiconductor light emitting element and wafer |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/298,664 Expired - Fee Related US7915714B2 (en) | 2006-04-27 | 2007-04-27 | Semiconductor light emitting element and wafer |
Country Status (4)
Country | Link |
---|---|
US (2) | US7915714B2 (en) |
EP (1) | EP2020690A4 (en) |
KR (1) | KR20090012241A (en) |
WO (1) | WO2007126158A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110073871A1 (en) * | 2009-09-30 | 2011-03-31 | Sumitomo Electric Industries, Ltd. | Gallium nitride substrate |
US20110169043A1 (en) * | 2010-01-11 | 2011-07-14 | Lg Innotek Co., Ltd. | Light emitting device, method of manufacturing light emitting device, light emitting device package, and lighting system |
US9142712B2 (en) | 2013-12-02 | 2015-09-22 | Nichia Corporation | Method for manufacturing light emitting element |
US9640714B2 (en) | 2013-08-29 | 2017-05-02 | Nichia Corporation | Method for manufacturing light emitting element |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20100056574A (en) * | 2007-10-23 | 2010-05-27 | 파나소닉 주식회사 | Semiconductor light emitting element, semiconductor light emitting device using the element, and method for manufacturing the device |
JP5346171B2 (en) * | 2008-03-28 | 2013-11-20 | スタンレー電気株式会社 | Manufacturing method of ZnO-based semiconductor device and ZnO-based semiconductor device |
JP5377016B2 (en) * | 2009-03-23 | 2013-12-25 | スタンレー電気株式会社 | Manufacturing method of semiconductor device |
WO2010113238A1 (en) | 2009-04-03 | 2010-10-07 | パナソニック株式会社 | Nitride semiconductor element and method for manufacturing same |
WO2011090024A1 (en) * | 2010-01-19 | 2011-07-28 | シャープ株式会社 | Functional element and manufacturing method of same |
WO2011145310A1 (en) | 2010-05-18 | 2011-11-24 | パナソニック株式会社 | Semiconductor chip, semiconductor wafer and semiconductor chip manufacturing method |
US8399962B2 (en) | 2010-05-18 | 2013-03-19 | Panasonic Corporation | Semiconductor chip and process for production thereof |
JP5480169B2 (en) | 2011-01-13 | 2014-04-23 | 浜松ホトニクス株式会社 | Laser processing method |
US20120313213A1 (en) * | 2011-06-07 | 2012-12-13 | Raytheon Company | Polygon shaped power amplifier chips |
JP5134167B1 (en) | 2011-07-14 | 2013-01-30 | パナソニック株式会社 | Nitride semiconductor light emitting device |
US9777398B2 (en) * | 2012-09-25 | 2017-10-03 | Apple Inc. | Plane orientation of crystalline structures |
JP6208979B2 (en) * | 2013-05-17 | 2017-10-04 | スタンレー電気株式会社 | Semiconductor light emitting device array |
US10032670B2 (en) | 2016-06-14 | 2018-07-24 | Infineon Technologies Ag | Plasma dicing of silicon carbide |
KR102434868B1 (en) * | 2017-06-16 | 2022-08-22 | 엘지전자 주식회사 | Display device using semiconductor light emitting device |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5627109A (en) * | 1994-09-16 | 1997-05-06 | Sassa; Michinari | Method of manufacturing a semiconductor device that uses a sapphire substrate |
JPH09235197A (en) * | 1996-02-29 | 1997-09-09 | Kyocera Corp | Single crystal sapphire substrate and division of single crystal sapphire and single crystal sapphire body |
US5864171A (en) * | 1995-03-30 | 1999-01-26 | Kabushiki Kaisha Toshiba | Semiconductor optoelectric device and method of manufacturing the same |
US5972730A (en) * | 1996-09-26 | 1999-10-26 | Kabushiki Kaisha Toshiba | Nitride based compound semiconductor light emitting device and method for producing the same |
US20030001238A1 (en) * | 2001-06-06 | 2003-01-02 | Matsushita Electric Industrial Co., Ltd. | GaN-based compound semiconductor EPI-wafer and semiconductor element using the same |
US20030205783A1 (en) * | 1999-12-06 | 2003-11-06 | Matsushita Electric Industrial Co., Ltd. | Nitride semiconductor device |
US20040012958A1 (en) * | 2001-04-23 | 2004-01-22 | Takuma Hashimoto | Light emitting device comprising led chip |
US20050003632A1 (en) * | 2001-09-11 | 2005-01-06 | Masaru Onishi | Method for cutting a sapphire substrate for a semiconductor device |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61214421A (en) | 1985-03-19 | 1986-09-24 | Toshiba Corp | Semiconductor wafer |
JPH02275614A (en) | 1989-04-17 | 1990-11-09 | Nec Corp | Semiconductor single-crystal substrate |
JP3599896B2 (en) * | 1995-05-19 | 2004-12-08 | 三洋電機株式会社 | Semiconductor laser device and method for manufacturing semiconductor laser device |
JP3303645B2 (en) | 1995-12-04 | 2002-07-22 | 日亜化学工業株式会社 | Method for manufacturing nitride semiconductor light emitting device |
JP2001210905A (en) * | 1995-12-04 | 2001-08-03 | Nichia Chem Ind Ltd | Method of manufacturing nitride semiconductor light- emitting element |
JP3153153B2 (en) * | 1997-06-19 | 2001-04-03 | 日本電気株式会社 | Gallium nitride based semiconductor laser and method of manufacturing the same |
JP4493127B2 (en) | 1999-09-10 | 2010-06-30 | シャープ株式会社 | Manufacturing method of nitride semiconductor chip |
JP4639520B2 (en) | 2001-04-27 | 2011-02-23 | パナソニック株式会社 | Manufacturing method of nitride semiconductor chip |
JP2004006662A (en) | 2002-03-28 | 2004-01-08 | Nichia Chem Ind Ltd | Gallium nitride compound semiconductor device |
JP2005142391A (en) | 2003-11-07 | 2005-06-02 | Toshiba Corp | Optical semiconductor device and its producing process |
US7772605B2 (en) * | 2004-03-19 | 2010-08-10 | Showa Denko K.K. | Compound semiconductor light-emitting device |
-
2007
- 2007-04-27 WO PCT/JP2007/059562 patent/WO2007126158A1/en active Application Filing
- 2007-04-27 US US12/298,664 patent/US7915714B2/en not_active Expired - Fee Related
- 2007-04-27 EP EP07742997A patent/EP2020690A4/en not_active Withdrawn
- 2007-04-27 KR KR1020087028168A patent/KR20090012241A/en not_active Application Discontinuation
-
2010
- 2010-01-19 US US12/689,759 patent/US20100187565A1/en not_active Abandoned
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5627109A (en) * | 1994-09-16 | 1997-05-06 | Sassa; Michinari | Method of manufacturing a semiconductor device that uses a sapphire substrate |
US5864171A (en) * | 1995-03-30 | 1999-01-26 | Kabushiki Kaisha Toshiba | Semiconductor optoelectric device and method of manufacturing the same |
JPH09235197A (en) * | 1996-02-29 | 1997-09-09 | Kyocera Corp | Single crystal sapphire substrate and division of single crystal sapphire and single crystal sapphire body |
US5972730A (en) * | 1996-09-26 | 1999-10-26 | Kabushiki Kaisha Toshiba | Nitride based compound semiconductor light emitting device and method for producing the same |
US20030205783A1 (en) * | 1999-12-06 | 2003-11-06 | Matsushita Electric Industrial Co., Ltd. | Nitride semiconductor device |
US20040012958A1 (en) * | 2001-04-23 | 2004-01-22 | Takuma Hashimoto | Light emitting device comprising led chip |
US20030001238A1 (en) * | 2001-06-06 | 2003-01-02 | Matsushita Electric Industrial Co., Ltd. | GaN-based compound semiconductor EPI-wafer and semiconductor element using the same |
US20050003632A1 (en) * | 2001-09-11 | 2005-01-06 | Masaru Onishi | Method for cutting a sapphire substrate for a semiconductor device |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110073871A1 (en) * | 2009-09-30 | 2011-03-31 | Sumitomo Electric Industries, Ltd. | Gallium nitride substrate |
US8183668B2 (en) * | 2009-09-30 | 2012-05-22 | Sumitomo Electric Industries, Ltd. | Gallium nitride substrate |
US20110169043A1 (en) * | 2010-01-11 | 2011-07-14 | Lg Innotek Co., Ltd. | Light emitting device, method of manufacturing light emitting device, light emitting device package, and lighting system |
US8008685B2 (en) * | 2010-01-11 | 2011-08-30 | Lg Innotek Co., Ltd. | Light emitting device, method of manufacturing light emitting device, light emitting device package, and lighting system |
US9640714B2 (en) | 2013-08-29 | 2017-05-02 | Nichia Corporation | Method for manufacturing light emitting element |
US10084108B2 (en) | 2013-08-29 | 2018-09-25 | Nichia Corporation | Method for manufacturing light emitting element |
US9142712B2 (en) | 2013-12-02 | 2015-09-22 | Nichia Corporation | Method for manufacturing light emitting element |
US9209351B1 (en) | 2013-12-02 | 2015-12-08 | Nichia Corporation | Method for manufacturing light emitting element |
Also Published As
Publication number | Publication date |
---|---|
WO2007126158A1 (en) | 2007-11-08 |
KR20090012241A (en) | 2009-02-02 |
US7915714B2 (en) | 2011-03-29 |
EP2020690A1 (en) | 2009-02-04 |
US20090101936A1 (en) | 2009-04-23 |
EP2020690A4 (en) | 2012-08-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7915714B2 (en) | Semiconductor light emitting element and wafer | |
US9911894B2 (en) | Nitride-based III-V group compound semiconductor | |
JP5509394B2 (en) | Semiconductor light emitting device, method for manufacturing the same, and light source device | |
US7704763B2 (en) | Highly efficient group-III nitride based light emitting diodes via fabrication of structures on an N-face surface | |
US8709845B2 (en) | Solid state lighting devices with cellular arrays and associated methods of manufacturing | |
EP2023410A1 (en) | Integrated semiconductor light emitting device and method for manufacturing same | |
US20090045431A1 (en) | Semiconductor light-emitting device having a current-blocking layer formed between a semiconductor multilayer film and a metal film and located at the periphery. , method for fabricating the same and method for bonding the same | |
JP5349737B2 (en) | Manufacturing method of nitride semiconductor light emitting device | |
WO2004084318A1 (en) | Semiconductor light-emitting element and method for manufacturing same; integrated semiconductor light-emitting device and method for manufacturing same; image display and method for manufacturing same; and illuminating device and method for manufacturing same | |
US20110244610A1 (en) | Method for producing group iii nitride semiconductor light-emitting device | |
JP2004281863A (en) | Nitride semiconductor element and manufacturing method thereof | |
JP2007258672A (en) | Light-emitting diode and its manufacturing method | |
US20160284944A1 (en) | Method of manufacturing light emitting element | |
US8211726B2 (en) | Method of manufacturing nitride semiconductor light emitting device | |
JP5366518B2 (en) | Semiconductor light emitting device and manufacturing method thereof | |
JP2008277323A (en) | Semiconductor light-emitting element and wafer | |
JP2007294804A (en) | Semiconductor light emitting element and wafer | |
US20050079642A1 (en) | Manufacturing method of nitride semiconductor device | |
US8124969B2 (en) | Semiconductor light emitting element and method for manufacturing the same | |
JP2000101193A (en) | Nitride semiconductor laser element | |
JP4548117B2 (en) | Semiconductor light emitting device manufacturing method, integrated semiconductor light emitting device manufacturing method, image display device manufacturing method, and lighting device manufacturing method | |
WO2007055262A1 (en) | Nitride semiconductor light-emitting diode device | |
JP5156347B2 (en) | Semiconductor light emitting device and manufacturing method thereof | |
JP2009206226A (en) | Nitride semiconductor laser element and its manufacturing method | |
JP2004006914A (en) | Gallium nitride based compound semiconductor light- emitting element and its manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |