US20100133497A1 - Semiconductor device and method for manufacturing the same - Google Patents
Semiconductor device and method for manufacturing the same Download PDFInfo
- Publication number
- US20100133497A1 US20100133497A1 US12/628,474 US62847409A US2010133497A1 US 20100133497 A1 US20100133497 A1 US 20100133497A1 US 62847409 A US62847409 A US 62847409A US 2010133497 A1 US2010133497 A1 US 2010133497A1
- Authority
- US
- United States
- Prior art keywords
- line
- semiconductor device
- capacitor
- signal line
- intersection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/90—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
- H01L28/91—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions made by depositing layers, e.g. by depositing alternating conductive and insulating layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/39—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor and the transistor being in a same trench
- H10B12/395—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor and the transistor being in a same trench the transistor being vertical
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/30—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors
- H10B63/34—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors of the vertical channel field-effect transistor type
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/231—Multistable switching devices, e.g. memristors based on solid-state phase change, e.g. between amorphous and crystalline phases, Ovshinsky effect
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/882—Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
- H10N70/8828—Tellurides, e.g. GeSbTe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
- H10N70/8836—Complex metal oxides, e.g. perovskites, spinels
Definitions
- the present invention relates to a semiconductor device and a method for manufacturing the same.
- a device (hereinafter referred to a “vertical transistor”) which includes a transistor or memory cell using the side wall of a columnar semiconductor formed on a substrate.
- the vertical transistor the length direction of a gate of the transistor or memory cell agrees with the height direction thereof, so there is no occurrence of short-channel effects.
- high density can be implemented without increasing the area; thus it is use of the vertical transistor as an approach for implementing cost reduction and increased capacitance of a semiconductor device can be expected.
- the vertical transistor has excellent features such that it is relatively easy to form an element of a partial depletion type structure or a perfect depletion type structure and such that a high-speed device or an element that consumes of lower power consumption can be formed using a field concentration effect. It has also been proposed that a DRAM (Dynamic Random Access Memory) with a memory cell having a unit memory cell size of 4 F2 (F being a design rule) be constructed using such a vertical transistor. In the 4 F2 type memory cell, a cross-point type layout is typically used in which a vertical transistor is arranged at the intersection of a word line and a bit line (refer to Japanese patent application Laid-Open Nos. 2007-329480 and 2002-026279).
- a cross-point type layout is typically used in which a vertical transistor is arranged at the intersection of a word line and a bit line (refer to Japanese patent application Laid-Open Nos. 2007-329480 and 2002-026279).
- Japanese patent application Laid-Open No. 2003-209187 discloses a layout in which bit lines are bent 30 degrees for each cell by utilizing a vertical transistor.
- patterning by lithography is extremely difficult to implement, compared to a layout in which bit lines are linear. Consequently, both the word line and bit line are preferably linear.
- the capacitor capacitance of DRAM is preferably greater.
- FIG. 1 is a plan view schematically illustrating arrangement of a word line, bit line and capacitor in a related art cross-point type memory cell.
- circular capacitor 3 is arranged at the intersection of word line 1 and bit line 2 .
- Word line 1 is patterned so that the line pitch equivalent to the sum of the width and the interval is Wa.
- Bit line 2 is patterned so that the line pitch equivalent to the sum of the width and the interval is Ba.
- Word line 1 is regularly arranged in a Y direction at a line pitch of Wa.
- Bit line 2 is regularly arranged in an X direction at a line pitch of Ba.
- F denotes a minimum processing size (design rule) in manufacturing
- word line pitch Wa and bit line pitch Ba are expressed as follows.
- Word line pitch Wa 2 ⁇ F
- the word lines and bit lines are arranged so that the line pitches thereof are equal to each other.
- the diameter of the capacitor is enlarged while the same cell size as related art is used.
- a semiconductor device that includes: a plurality of first signal lines arranged in parallel with each other at a first line pitch; a plurality of second signal lines arranged in parallel with each other at a second line pitch greater than the first line pitch and intersecting with the first signal lines; and a plurality of capacitors having a center arranged above the first signal line, wherein the respective centers of the plurality of capacitors are displaced by a given distance from the intersection of the first signal line and the second signal line in a direction of arranging the second signal lines.
- a method for manufacturing a semiconductor device that includes: forming a plurality of first signal lines parallel to each other; forming a plurality of second signal lines parallel to each other and intersecting with the first signal lines; and forming a plurality of capacitors, wherein: the first signal lines are arranged at a first line pitch; the second signal lines are arranged at a second line pitch greater than the first line pitch; and the capacitors each have a center above the first signal line, and are arranged to be displaced by a given distance from an intersection of the first signal line and the second signal line in a direction of arranging the second signal lines.
- FIG. 1 is a plan view illustrating arrangement of a word line, bit line and capacitor in a related art cross-point type memory cell
- FIG. 2 is a plan view illustrating an example of arrangement of a word line and bit line in a semiconductor device according to the present invention
- FIG. 3 is a plan view illustrating the position of a center of the capacitor in the semiconductor device illustrated in FIG. 2 ;
- FIG. 4 is an enlarged view of an orthohexagon formed by connecting the centers of the capacitors illustrated in FIG. 2 ;
- FIG. 5 is a plan view illustrating the arrangement of the capacitors in the semiconductor device illustrated in FIG. 2 ;
- FIG. 6 is a cross-sectional view illustrating a process in a method of manufacturing the semiconductor device according to the present invention.
- FIG. 7 is a cross-sectional view illustrating another process following the process illustrated in FIG. 6 ;
- FIG. 8 is a cross-sectional view illustrating another process following the process illustrated in FIG. 7 ;
- FIG. 9 is a cross-sectional view illustrating another process following the process illustrated in FIG. 8 ;
- FIG. 10 is a cross-sectional view illustrating another process following the process illustrated in FIG. 9 ;
- FIG. 11 is a cross-sectional view illustrating another process following the process illustrated in FIG. 10 ;
- FIG. 12 is a cross-sectional view illustrating another process following the process illustrated in FIG. 11 ;
- FIG. 13 is a cross-sectional view illustrating another process following the process illustrated in FIG. 12 ;
- FIG. 14 is a cross-sectional view illustrating another process following the process illustrated in FIG. 13 ;
- FIG. 15 is a cross-sectional view illustrating another process following the process illustrated in FIG. 14 ;
- FIG. 16 is a cross-sectional view illustrating another process following the process illustrated in FIG. 15 ;
- FIG. 17 is a cross-sectional view illustrating another process following the process illustrated in FIG. 16 ;
- FIG. 18 is a cross-sectional view illustrating another process following the process illustrated in FIG. 17 ;
- FIG. 19 is a plan view illustrating an exemplary structure of a memory cell manufactured according to the manufacturing method including the processes illustrated in FIGS. 6 to 18 ;
- FIG. 20 is a plan view illustrating the arrangement of a capacitor in the memory cell manufactured according to the manufacturing method including the processes illustrated in FIGS. 6 to 18 ;
- FIG. 21 is a plan view illustrating a variation of the capacitor
- FIG. 22 is a plan view illustrating an exemplary layout in which a silicon pillar and a lower electrode of the capacitor are connected via a conductive pat formed under the capacitor;
- FIG. 23 is a plan view illustrating an exemplary layout in which a silicon pillar and a lower electrode of the capacitor are connected via a conductive pat formed under the capacitor in the configuration illustrated in FIG. 18 .
- the line pitch of word lines is greater than that of bit lines.
- Word lines 1 are, as illustrated in FIG. 2 , regularly arranged in a Y direction at line pitch W; and bit lines 2 are regularly arranged in an X direction at line pitch B.
- F denotes a size (design rule) corresponding to a minimum processing size
- bit lines 2 and word lines 1 are arranged so that bit line pitch B is equal to 2 F and word line pitch W is equal to 2.3 F.
- bit line 2 it is sufficient that the value obtained by adding the width and the interval is equal to 2 F; the respective values of the width and the interval are determined so as to be optimized according to manufacturing conditions and the like.
- word line 1 it is sufficient that the value obtained by adding the width and the interval is equal to 2.3 F; the respective values of the width and the interval are determined so as to be optimized according to manufacturing conditions and the like.
- FIG. 3 schematically illustrates four word lines w 1 to w 4 and five bit lines b 1 to b 5 .
- the word lines are arranged at line pitch W and the bit lines are arranged at line pitch B.
- Capacitor center position 4 is indicated by a black circle. Capacitor center position 4 is displaced by distance C from an intersection of the word line and the bit line. Further, the direction in which capacitor center position 4 is displaced by distance C from the intersection of the word line and the bit line, is vertically reversed in FIG. 3 .
- capacitor center positions 4 on bit lines b 1 , b 3 and b 5 are displaced upward by distance C from the intersections relative to word lines w 1 to 4 w ; and capacitor center positions 4 on bit lines b 2 and b 4 are displaced downward by distance C from the intersections relative to word lines w 1 to 4 w .
- FIG. 4 is an enlarged view of orthohexagon 5 .
- FIG. 5 illustrates capacitor 3 arranged in the above described manner.
- Word lines 1 are arranged in a Y direction at line pitch W, and bit lines 2 are arranged in an X direction at line pitch B.
- Capacitor 3 is arranged so that it is displaced by distance C from the intersection of word line 1 and bit line 2 .
- the direction in which capacitor 3 is displaced from the intersection is vertically reversed in FIG. 5 for each adjacent bit line.
- the distance between the centers of adjacent capacitors 3 are all equal to line pitch W of word line 1 in all of capacitors 3 .
- B, W and C may be set as follows.
- Line pitch W of word line 1 2.3 F (more precisely, (4/ ⁇ 3) ⁇ F )
- the line pitch of the word line 1 is enlarged.
- the similar capacitor arrangement can be implemented when the line pitch of bit line 2 is enlarged to 2.3 F while the line pitch of word line 1 is maintained to 2 F.
- the center position of capacitor 3 is displaced in a direction parallel to bit line 2 .
- the line pitches of the word line and the bit line are each set to ⁇ 4.6 ⁇ F ( ⁇ 2.14 F) to form a memory cell of the same size.
- the inventive capacitor arrangement allows enlargement of the capacitor size (diameter) even the size of cell remains the same.
- the capacitor size can be enlarged and the capacitor capacitance can be increased approximately 1.08 times.
- FIGS. 6(C) to 18(C) are each a plan view of a memory cell section of DRAM.
- FIGS. 6(A) to 18(A) are each a cross-sectional view of the memory cell section along the line A-A′.
- FIGS. 6(B) to 18(B) are each a cross-sectional view of the memory cell section along the line B-B′.
- semiconductor substrate 11 of p-type silicon or the like is heated at a temperature of 1000 [° C.] and thermally oxidized, whereby silicon oxide film (SiO 2 ; hereinafter referred to as an oxide film) 12 having a thickness of 5 [nm] is formed.
- silicon oxide film (SiO 2 ; hereinafter referred to as an oxide film) 12 having a thickness of 5 [nm] is formed.
- silicon nitride film (Si 3 N 4 ; hereinafter referred to as a nitride film) 13 having a thickness of 100 [nm] is accumulated by CVD.
- a photoresist mask (not illustrated) used to pattern nitride film 13 and oxide film 12 is formed by use of a photolithography technique.
- the photoresist mask is formed so that nitride film 13 and oxide film 12 can be etched to have a shape extending linearly in a Y direction as illustrated in FIG. 6(C) . Further, the photoresist mask is formed so that pitch 50 illustrated in FIG. 6(C) is set to 2 F (F being a minimum processing size). Subsequently, nitride film 13 and oxide film 12 are dry etched using the photoresist as a mask. Subsequently, the photoresist mask is removed.
- silicon semiconductor substrate 11
- semiconductor substrate 11 is dry etched by 130 [nm] using nitride film 13 as a mask.
- semiconductor substrate 11 is thermally oxidized at a temperature of 1000 [° C.] to form oxide film 14 having a thickness of 5 [nm].
- oxide film 15 having a thickness of 5 [nm] is formed by CVD. Oxide film 15 and oxide film 14 are etched back, so that a silicon surface of semiconductor substrate 11 is exposed in a region not covered with nitride film 13 .
- ion is implanted to form a bit line. More specifically, arsenic (As) is implanted by a dose amount of 1E15 [atoms/cm 2 ] using an accelerating energy of 25 [KeV]. Thereafter, a thermal process is performed at a temperature of 1000 [° C.] to activate the ion. The arsenic that is also diffused in a lateral direction by the thermal process forms n-type dopant diffusion layer (hereinafter referred to as a diffusion layer) 16 . Thereafter, silicon dry etching is performed by 100 [nm] to form groove pattern 51 extending in a Y direction. Diffusion layer 16 extends in an A-A′ direction and functions as the bit line.
- As arsenic
- a thermal process is performed at a temperature of 1000 [° C.] to activate the ion.
- the arsenic that is also diffused in a lateral direction by the thermal process forms n-type dopant diffusion layer (hereinafter
- semiconductor substrate 11 is thermally oxidized at a temperature of 1000 [° C.] to form an oxide film (not illustrated) having a thickness of 3 [nm]. Subsequently, oxide film 17 is accumulated in the inner side of groove pattern 51 by CVD.
- a photoresist mask (not illustrated) is formed which is used to form groove pattern 22 extending in a direction (X direction) perpendicular to groove pattern 51 .
- pitch 52 illustrated in FIG. 10(C) is set to (4/ ⁇ 3)F ⁇ 2.3094 F.
- oxide film 17 , nitride film 13 and oxide film 12 are dry etched using the photoresist as a mask, and then the photoresist is removed.
- the silicon (semiconductor substrate 11 ) is dry etched by 100 [nm] using oxide film 17 and nitride film 13 as a mask.
- oxide film 18 is accumulated by HDP-CVD (High Density plasma CVD).
- HDP-CVD High Density plasma CVD
- the oxide film tends to accumulate more in a vertical direction than in a side surface section.
- an illustration of an oxide film accumulated in a side surface section of the groove pattern 22 is omitted.
- oxide film wet etching is performed to expose a side wall (silicon) of groove pattern 22 ( FIG. 11(A) ).
- thermal oxidization is performed at a temperature of 1000 [° C.] to form gate insulating film 30 .
- ion is implanted in semiconductor substrate 11 to form lower diffusion layer 25 .
- arsenic (As) is implanted by a dose amount of 1E15 [atoms/cm 2 ] using an accelerating energy of 30 to 60 [KeV]. In this case, the accelerating energy in the ion implantation is adjusted so that conduction between lower diffusion layer 25 and the bit line (diffusion layer 16 ) is made.
- polysilicon 19 a is accumulated as a gate electrode material. Subsequently, the surface of polysilicon 19 a is polished and flattened by CMP (Chemical Mechanical Polishing).
- polysilicon 19 a is patterned by a photolithography technique. Thereafter, polysilicon 19 a is divided by dry etching to form adjacent gate electrodes 19 . Subsequently, gate electrode 19 is etched back so that the height of gate electrode 19 is approximately equal to that of semiconductor substrate 11 .
- the space between the layers is filled with oxide film 20 to cover gate electrode 19 ( FIG. 14 ). Subsequently, the surface is flattened by CMP.
- nitride film 13 illustrated in FIG. 15 is removed by wet etching using thermal phosphoric acid. Thereafter, nitride film is accumulated, and etching-back is performed to form side wall 21 . As a result, a part of the silicon surface of semiconductor substrate 11 is exposed.
- a silicon layer having a film thickness of 30 [nm] is formed by a selective epitaxial growth method in a region where the silicon surface is exposed. Thereafter, ion is implanted in the formed silicon layer to form an upper diffusion layer. More specifically, arsenic (As) is implanted by a dose amount of 1E15 [atoms/cm 2 ] using an accelerating energy of 10 [KeV]. Subsequently, a conductive material is fed onto the upper diffusion layer to form contact plug 23 .
- As arsenic
- capacitor 24 is formed so that the above described arrangement is provided.
- Reference numeral 24 in FIG. 18 denotes a lower electrode of the capacitor.
- lower electrode 24 of the capacitor is either of a cylinder type or of a pillar type.
- a peripheral circuit section is formed.
- Lines g 1 to g 4 extending in an X direction used for the gate electrode are arrayed in a Y direction.
- Lines h 1 to h 4 extending in a Y direction formed of an n-type dopant layer are arrayed in an X direction.
- Reference numerals 25 a and 25 b each denote a lower diffusion layer connected to silicon pillar 29 a formed in the central part.
- Lines g 2 and g 3 for the gate electrode are arranged to have therebetween pillar 29 a via the gate insulating film. When lines g 2 and g 3 have the same electrical potential, lines g 2 and g 3 function as a single word line.
- Lines h 2 and h 3 are both connected to lower diffusion layers 25 a and 25 b .
- Two lines h 2 and h 3 function as a single bit line.
- the line pitch of the bit line is represented by arrow 50
- the line pitch of the word line by arrow 52 .
- the line pitch of the bit line ( 50 ) is set to 2 F
- the line pitch of the word line ( 52 ) to (4/ ⁇ 3)F.
- the capacitor arrangement will be described with reference to FIG. 20 .
- the capacitors are arranged so that they are displaced in a direction (Y direction) of arraying the word lines.
- the center position of capacitor 24 a connected to silicon pillar 29 a ( FIG. 19 ) is displaced downward by distance C from the center position of the word lines (lines g 2 and g 3 ); and the center position of adjacent capacitor 24 b is displaced upward by distance C from the center position of the word lines.
- Distance C is set to (1/ ⁇ 3)F.
- planar shape of the capacitor is not limited to circular.
- the planar shape of the capacitor may be, as illustrated in FIG. 21 , hexagonal; or the planar shape of the capacitor may have six or more corners, that is, polygonal.
- line pitch W of word lines 1 is set to (4/ ⁇ 3) ⁇ F( ⁇ 2.3094 F), and line pitch B of bit lines 2 , to 2 F.
- the height of the capacitor may be extremely great.
- a conductive pat may be formed under the capacitor through which the silicon pillar and the lower electrode of the capacitor are connected.
- FIG. 22 illustrates an exemplary layout in which pat 8 is formed.
- FIG. 23 is a cross-sectional view illustrating an exemplary configuration in which pat 8 is added to the configuration illustrated in FIG. 19 .
- the allowable range of displacement of the silicon pillar from the lower electrode of the capacitor is enlarged when position adjustment between the silicon pillar and the lower electrode is performed.
- the above description is about a case in which the line pitch of the word line may be enlarged.
- the line pitch of the bit line, not of the word line may be enlarged.
- the capacitor may be arranged so that it is displaced in a direction (X direction in the drawings) of arraying the bit lines. The distance by which the capacitor is displaced is similar to the when the line pitch of the word line is enlarged.
- the structure of the vertical MOS transistor described in the above is an example only.
- the present invention is applicable to the entire cross-point type memory cell layout.
- the lines that configure bit line or word line of the vertical MOS transistor may be only arranged on the one side of each pillar.
- the present invention is applied to the structure in which the lines configure word lines are only arranged on the one side of each pillar, please regard the locations where the pillars are arrange and the lines, that are arrange in the vicinity of the pillars, as the location where the word lines are arranged.
- the present invention is applied to the structure in which the lines configure bit lines are only arranged on the one side of each pillar, please regard the locations where the pillars are arrange and the lines, that are arrange in the vicinity of the pillars, as the location where the bit lines are arranged.
- the gate electrode may be formed of polysilicon, amorphous silicon or metal.
- the gate electrode may be formed of a material containing tungsten (W), tungsten silicide (WSi) or titanium nitride (TiN).
- the gate electrode may be formed of another metal material.
- the gate electrode may be formed of another conductive substance.
- the bit line may be formed of silicon (dopant diffusion layer) or metal.
- the bit line may be formed of a material containing W, WSi or TiN.
- the bit line may be formed of another metal material.
- the bit line may be formed of another conductive substance.
- the gate insulating film may be oxide film, oxynitride film or another high dielectric constant insulating film (High-k insulating film).
- the high dielectric constant insulating film may contain hafnium (Hf).
- the gate insulating film may be another insulating film.
- the interlayer film may be replaced with an insulating material such as oxide film, nitride film, SIOC or SiON.
- the present invention may be applied to a consolidated logic product including a DRAM element and logic element mounted on one chip, or to a memory or the like with a ferroelectric capacitor.
- the present invention may be applied to a phase change memory element (PRAM), resistance memory element (ReRAM) or the like, for example.
- PRAM phase change memory element
- ReRAM resistance memory element
- storage elements include an element in which, when current flows between electrodes, the resistance value across the electrodes varies and after the current flow is stopped, the varied resistance value is kept.
- a chalcogenide material such as GeSbTe, or a perovskite metal oxide material is placed between the two electrodes.
- a storage element is arranged according to the present invention, and either a source or drain electrode of a vertical MOS transistor is connected to the storage element. Further, a line working as a bit line or ground line (GND line) is connected to the remaining source or drain electrode of the vertical MOS transistor, and arranged according to the above described bit line layout.
- GND line bit line or ground line
- a line connected to the gate electrode of the MOS transistor is arranged according to the above described word line layout.
- the storage element When the storage element is arranged in this way, a semiconductor device with a high-performance storage element can be formed while downsizing is achieved.
Abstract
Description
- This application is based upon and claims the benefit of priority from Japanese patent application No. 2008-306543, filed on Dec. 1, 2008, the disclosure of which is incorporated herein in its entirety by reference.
- 1. Field of the Invention
- The present invention relates to a semiconductor device and a method for manufacturing the same.
- 2. Description of the Related Art
- Due to progress in semiconductor technology, particularly in fine processing technology, the downsizing and increased capacitance of transistors and memory cells have rapidly advanced. For example, a device (hereinafter referred to a “vertical transistor”) has been proposed which includes a transistor or memory cell using the side wall of a columnar semiconductor formed on a substrate. In the vertical transistor, the length direction of a gate of the transistor or memory cell agrees with the height direction thereof, so there is no occurrence of short-channel effects. Further, when elements are stacked in the height direction, high density can be implemented without increasing the area; thus it is use of the vertical transistor as an approach for implementing cost reduction and increased capacitance of a semiconductor device can be expected. Further, the vertical transistor has excellent features such that it is relatively easy to form an element of a partial depletion type structure or a perfect depletion type structure and such that a high-speed device or an element that consumes of lower power consumption can be formed using a field concentration effect. It has also been proposed that a DRAM (Dynamic Random Access Memory) with a memory cell having a unit memory cell size of 4 F2 (F being a design rule) be constructed using such a vertical transistor. In the 4 F2 type memory cell, a cross-point type layout is typically used in which a vertical transistor is arranged at the intersection of a word line and a bit line (refer to Japanese patent application Laid-Open Nos. 2007-329480 and 2002-026279).
- Japanese patent application Laid-Open No. 2003-209187 discloses a layout in which bit lines are bent 30 degrees for each cell by utilizing a vertical transistor. In the layout in which bit lines are bent for each cell, patterning by lithography is extremely difficult to implement, compared to a layout in which bit lines are linear. Consequently, both the word line and bit line are preferably linear.
- Meanwhile, electrical charges held in a DRAM capacitor disappear in the course of nature due to leak current. When electrical charges totally disappear, the data held in the capacitor cannot be retrieved. Thus, before electrical charges totally disappear, there is a need to rewrite electrical charges. Consequently, as the quantity of electrical charges capable of being accumulated in the capacitor increases, the number of rewrite times becomes smaller, allowing reduction of power consumption of DRAM. Accordingly, the capacitor capacitance of DRAM is preferably greater.
-
FIG. 1 is a plan view schematically illustrating arrangement of a word line, bit line and capacitor in a related art cross-point type memory cell. Referring toFIG. 1 ,circular capacitor 3 is arranged at the intersection ofword line 1 andbit line 2.Word line 1 is patterned so that the line pitch equivalent to the sum of the width and the interval is Wa.Bit line 2 is patterned so that the line pitch equivalent to the sum of the width and the interval is Ba.Word line 1 is regularly arranged in a Y direction at a line pitch of Wa.Bit line 2 is regularly arranged in an X direction at a line pitch of Ba. When F denotes a minimum processing size (design rule) in manufacturing, word line pitch Wa and bit line pitch Ba are expressed as follows. -
Word line pitch Wa=2×F -
Bit line pitch Ba=2×F - That is, the word lines and bit lines are arranged so that the line pitches thereof are equal to each other.
- In the case of a circular capacitor such as a cylinder type or pillar type capacitor, when the diameter (inside diameter) of the capacitor is R and the height thereof is H, capacitor capacitance C′ is proportional to the product of the diameter and the height (C′=R×H). Referring to
FIG. 1 , when the space between the adjacent capacitors is S, capacitor diameter R is equal to 2×F−S(R=2×F−S). As device miniaturization progresses, the minimum processing size (F) becomes smaller, so the capacitor diameter (R) also becomes smaller and the capacitor capacitance decreases. Consequently, the number of times of refresh operations (rewrite operations) increases, so the power consumption of DRAM becomes greater. - According to the present invention, the diameter of the capacitor is enlarged while the same cell size as related art is used.
- In one exemplary embodiment, there is provided a semiconductor device that includes: a plurality of first signal lines arranged in parallel with each other at a first line pitch; a plurality of second signal lines arranged in parallel with each other at a second line pitch greater than the first line pitch and intersecting with the first signal lines; and a plurality of capacitors having a center arranged above the first signal line, wherein the respective centers of the plurality of capacitors are displaced by a given distance from the intersection of the first signal line and the second signal line in a direction of arranging the second signal lines.
- In another exemplary embodiment, there is provided a method for manufacturing a semiconductor device that includes: forming a plurality of first signal lines parallel to each other; forming a plurality of second signal lines parallel to each other and intersecting with the first signal lines; and forming a plurality of capacitors, wherein: the first signal lines are arranged at a first line pitch; the second signal lines are arranged at a second line pitch greater than the first line pitch; and the capacitors each have a center above the first signal line, and are arranged to be displaced by a given distance from an intersection of the first signal line and the second signal line in a direction of arranging the second signal lines.
- The above feature and advantages of the present invention will be more apparent from the following description of certain preferred embodiments taken in conjunction with the accompanying drawings, in which:
-
FIG. 1 is a plan view illustrating arrangement of a word line, bit line and capacitor in a related art cross-point type memory cell; -
FIG. 2 is a plan view illustrating an example of arrangement of a word line and bit line in a semiconductor device according to the present invention; -
FIG. 3 is a plan view illustrating the position of a center of the capacitor in the semiconductor device illustrated inFIG. 2 ; -
FIG. 4 is an enlarged view of an orthohexagon formed by connecting the centers of the capacitors illustrated inFIG. 2 ; -
FIG. 5 is a plan view illustrating the arrangement of the capacitors in the semiconductor device illustrated inFIG. 2 ; -
FIG. 6 is a cross-sectional view illustrating a process in a method of manufacturing the semiconductor device according to the present invention; -
FIG. 7 is a cross-sectional view illustrating another process following the process illustrated inFIG. 6 ; -
FIG. 8 is a cross-sectional view illustrating another process following the process illustrated inFIG. 7 ; -
FIG. 9 is a cross-sectional view illustrating another process following the process illustrated inFIG. 8 ; -
FIG. 10 is a cross-sectional view illustrating another process following the process illustrated inFIG. 9 ; -
FIG. 11 is a cross-sectional view illustrating another process following the process illustrated inFIG. 10 ; -
FIG. 12 is a cross-sectional view illustrating another process following the process illustrated inFIG. 11 ; -
FIG. 13 is a cross-sectional view illustrating another process following the process illustrated inFIG. 12 ; -
FIG. 14 is a cross-sectional view illustrating another process following the process illustrated inFIG. 13 ; -
FIG. 15 is a cross-sectional view illustrating another process following the process illustrated inFIG. 14 ; -
FIG. 16 is a cross-sectional view illustrating another process following the process illustrated inFIG. 15 ; -
FIG. 17 is a cross-sectional view illustrating another process following the process illustrated inFIG. 16 ; -
FIG. 18 is a cross-sectional view illustrating another process following the process illustrated inFIG. 17 ; -
FIG. 19 is a plan view illustrating an exemplary structure of a memory cell manufactured according to the manufacturing method including the processes illustrated inFIGS. 6 to 18 ; -
FIG. 20 is a plan view illustrating the arrangement of a capacitor in the memory cell manufactured according to the manufacturing method including the processes illustrated inFIGS. 6 to 18 ; -
FIG. 21 is a plan view illustrating a variation of the capacitor; -
FIG. 22 is a plan view illustrating an exemplary layout in which a silicon pillar and a lower electrode of the capacitor are connected via a conductive pat formed under the capacitor; and -
FIG. 23 is a plan view illustrating an exemplary layout in which a silicon pillar and a lower electrode of the capacitor are connected via a conductive pat formed under the capacitor in the configuration illustrated inFIG. 18 . - The invention will be now described herein with reference to illustrative embodiments. Those skilled in the art will recognize that many alternative embodiments can be realized using the teachings of the present invention and that the invention is not limited to the embodiments illustrated for explanatory purpose.
- In a memory cell according to a first exemplary embodiment, the line pitch of word lines is greater than that of bit lines.
-
Word lines 1 are, as illustrated inFIG. 2 , regularly arranged in a Y direction at line pitch W; andbit lines 2 are regularly arranged in an X direction at line pitch B. Here, when F denotes a size (design rule) corresponding to a minimum processing size,bit lines 2 andword lines 1 are arranged so that bit line pitch B is equal to 2 F and word line pitch W is equal to 2.3 F. More precisely, the coefficient of 2.3 in the word line pitch of 2.3 F is 4/√3 (=2.3094 . . . ). - For
bit line 2, it is sufficient that the value obtained by adding the width and the interval is equal to 2 F; the respective values of the width and the interval are determined so as to be optimized according to manufacturing conditions and the like. Forword line 1, it is sufficient that the value obtained by adding the width and the interval is equal to 2.3 F; the respective values of the width and the interval are determined so as to be optimized according to manufacturing conditions and the like. - Further, the capacitors are arranged so that the distances between the centers of adjacent capacitors are equal to each other.
FIG. 3 schematically illustrates four word lines w1 to w4 and five bit lines b1 to b5. The word lines are arranged at line pitch W and the bit lines are arranged at line pitch B.Capacitor center position 4 is indicated by a black circle.Capacitor center position 4 is displaced by distance C from an intersection of the word line and the bit line. Further, the direction in whichcapacitor center position 4 is displaced by distance C from the intersection of the word line and the bit line, is vertically reversed inFIG. 3 . More specifically, capacitor center positions 4 on bit lines b1, b3 and b5 are displaced upward by distance C from the intersections relative to word lines w1 to 4 w; and capacitor center positions 4 on bit lines b2 and b4 are displaced downward by distance C from the intersections relative to word lines w1 to 4 w. With this arrangement, when sixcapacitor center positions 4 surrounding one capacitor are connected by a straight line,orthohexagon 5 is formed. -
FIG. 4 is an enlarged view oforthohexagon 5. The length of one side oforthohexagon 5 is equal to word line pitch W. That is, the capacitors are arranged so that the spacing distances ofcenter positions 4 are all equal to W, and when center positions 4 of the three adjacent capacitors are connected by a straight line,equilateral triangle 6 is formed. Consequently, when bit line pitch B is used, word line pitch W (=the length of one side of orthohexagon 5) is expressed as (2/√3)×B (W=((2/√3)×B). Accordingly, when B is equal to 2 F, word line pitch W is set approximately to 2.3 F, whereby the arrangement illustrated inFIG. 3 is provided. - When
capacitor center position 4 is displaced from the intersection of the word line and the bit line, the above distances C must be equal to each other in all the memory cells. Consequently, distance C is set to ¼ of the length of one side (W) ofequilateral triangle 6 illustrated inFIG. 4 . That is, C=(1/2√3)×B. - Accordingly, when B is equal to 2 F, distance C is set approximately to 0.58 F, whereby the arrangement illustrated in
FIG. 3 is provided. More precisely, the coefficient of 0.58 in distance C is 1/√3 (=0.57735 . . . ). -
FIG. 5 illustratescapacitor 3 arranged in the above described manner.Word lines 1 are arranged in a Y direction at line pitch W, andbit lines 2 are arranged in an X direction at line pitch B. -
Capacitor 3 is arranged so that it is displaced by distance C from the intersection ofword line 1 andbit line 2. The direction in whichcapacitor 3 is displaced from the intersection is vertically reversed inFIG. 5 for each adjacent bit line. The distance between the centers ofadjacent capacitors 3 are all equal to line pitch W ofword line 1 in all ofcapacitors 3. - In order to implement the above layout, when F denotes a minimum processing size, B, W and C may be set as follows.
-
Line pitch B ofbit line 2=2 F -
Line pitch W ofword line 1=2.3 F (more precisely, (4/√3)×F) -
Distance C=0.58 F (more precisely, (1/√3)×F) - In the above description, the line pitch of the
word line 1 is enlarged. However, the similar capacitor arrangement can be implemented when the line pitch ofbit line 2 is enlarged to 2.3 F while the line pitch ofword line 1 is maintained to 2 F. In this case, the center position ofcapacitor 3 is displaced in a direction parallel tobit line 2. - Advantageous effects of the capacitor arrangement according to the present invention will be described, compared to related art capacitor arrangement. Here, an arrangement will be illustrated in which the word line pitch is enlarged.
- In the inventive capacitor arrangement, the word line pitch is enlarged, so the memory cell size can be expressed as 2 F×2.3 F=4.6 F2.
- In related art memory cell arrangement, the line pitches of the word line and the bit line are each set to √4.6×F (≅2.14 F) to form a memory cell of the same size. In this case, from
FIG. 1 , capacitor diameter R is expressed as R=2.14 F−S (S being a space needed for separation of the capacitors). - However, in the inventive capacitor arrangement, from
FIG. 5 , capacitor diameter R is expressed as R=W−S=2.3 F−S (S being a space needed for separation of the capacitors). - From comparison between the two arrangements, it can be seen that the inventive capacitor arrangement allows enlargement of the capacitor size (diameter) even the size of cell remains the same.
- Comparison will now be made using specific numerical values. For example, when F is equal to 50 [nm], S to 10 [nm] and the cell size to 11547 [nm2], while the capacitor diameter is 97.5 [nm] in related art capacitor arrangement, the capacitor diameter is 105.5 [nm] in the inventive capacitor arrangement.
- As described above, according to the present invention, the capacitor size can be enlarged and the capacitor capacitance can be increased approximately 1.08 times.
- An exemplary embodiment of the method for manufacturing the semiconductor device according to the present invention will now be described with reference to
FIGS. 6 to 18 .FIGS. 6(C) to 18(C) are each a plan view of a memory cell section of DRAM.FIGS. 6(A) to 18(A) are each a cross-sectional view of the memory cell section along the line A-A′.FIGS. 6(B) to 18(B) are each a cross-sectional view of the memory cell section along the line B-B′. - Referring to
FIGS. 6(A) to 6(C) , firstly,semiconductor substrate 11 of p-type silicon or the like is heated at a temperature of 1000 [° C.] and thermally oxidized, whereby silicon oxide film (SiO2; hereinafter referred to as an oxide film) 12 having a thickness of 5 [nm] is formed. Subsequently, silicon nitride film (Si3N4; hereinafter referred to as a nitride film) 13 having a thickness of 100 [nm] is accumulated by CVD. Subsequently, a photoresist mask (not illustrated) used topattern nitride film 13 andoxide film 12 is formed by use of a photolithography technique. The photoresist mask is formed so thatnitride film 13 andoxide film 12 can be etched to have a shape extending linearly in a Y direction as illustrated inFIG. 6(C) . Further, the photoresist mask is formed so thatpitch 50 illustrated inFIG. 6(C) is set to 2 F (F being a minimum processing size). Subsequently,nitride film 13 andoxide film 12 are dry etched using the photoresist as a mask. Subsequently, the photoresist mask is removed. - Subsequently, referring to
FIG. 7 , silicon (semiconductor substrate 11) is dry etched by 130 [nm] usingnitride film 13 as a mask. Subsequently,semiconductor substrate 11 is thermally oxidized at a temperature of 1000 [° C.] to formoxide film 14 having a thickness of 5 [nm]. Subsequently,oxide film 15 having a thickness of 5 [nm] is formed by CVD.Oxide film 15 andoxide film 14 are etched back, so that a silicon surface ofsemiconductor substrate 11 is exposed in a region not covered withnitride film 13. - Subsequently, referring to
FIG. 8 , ion is implanted to form a bit line. More specifically, arsenic (As) is implanted by a dose amount of 1E15 [atoms/cm2] using an accelerating energy of 25 [KeV]. Thereafter, a thermal process is performed at a temperature of 1000 [° C.] to activate the ion. The arsenic that is also diffused in a lateral direction by the thermal process forms n-type dopant diffusion layer (hereinafter referred to as a diffusion layer) 16. Thereafter, silicon dry etching is performed by 100 [nm] to formgroove pattern 51 extending in a Y direction.Diffusion layer 16 extends in an A-A′ direction and functions as the bit line. - Referring to
FIG. 9 ,semiconductor substrate 11 is thermally oxidized at a temperature of 1000 [° C.] to form an oxide film (not illustrated) having a thickness of 3 [nm]. Subsequently,oxide film 17 is accumulated in the inner side ofgroove pattern 51 by CVD. - Subsequently, referring to
FIG. 10 , using a photolithography technique, a photoresist mask (not illustrated) is formed which is used to formgroove pattern 22 extending in a direction (X direction) perpendicular to groovepattern 51. In this case, pitch 52 illustrated inFIG. 10(C) is set to (4/√3)F≅2.3094 F. Subsequently,oxide film 17,nitride film 13 andoxide film 12 are dry etched using the photoresist as a mask, and then the photoresist is removed. Subsequently, the silicon (semiconductor substrate 11) is dry etched by 100 [nm] usingoxide film 17 andnitride film 13 as a mask. - Subsequently, referring to
FIG. 11 ,oxide film 18 is accumulated by HDP-CVD (High Density plasma CVD). In the accumulation ofoxide film 18 by HDP, the oxide film tends to accumulate more in a vertical direction than in a side surface section. Here, an illustration of an oxide film accumulated in a side surface section of thegroove pattern 22 is omitted. - Subsequently, referring to
FIG. 12 , oxide film wet etching is performed to expose a side wall (silicon) of groove pattern 22 (FIG. 11(A) ). Subsequently, thermal oxidization is performed at a temperature of 1000 [° C.] to formgate insulating film 30. Subsequently, ion is implanted insemiconductor substrate 11 to formlower diffusion layer 25. More specifically, arsenic (As) is implanted by a dose amount of 1E15 [atoms/cm2] using an accelerating energy of 30 to 60 [KeV]. In this case, the accelerating energy in the ion implantation is adjusted so that conduction betweenlower diffusion layer 25 and the bit line (diffusion layer 16) is made. - Subsequently, referring to
FIG. 13 ,polysilicon 19 a is accumulated as a gate electrode material. Subsequently, the surface ofpolysilicon 19 a is polished and flattened by CMP (Chemical Mechanical Polishing). - Referring to
FIG. 14 ,polysilicon 19 a is patterned by a photolithography technique. Thereafter,polysilicon 19 a is divided by dry etching to formadjacent gate electrodes 19. Subsequently,gate electrode 19 is etched back so that the height ofgate electrode 19 is approximately equal to that ofsemiconductor substrate 11. - Subsequently, referring to
FIG. 15 , the space between the layers is filled withoxide film 20 to cover gate electrode 19 (FIG. 14 ). Subsequently, the surface is flattened by CMP. - Subsequently, referring to
FIG. 16 ,nitride film 13 illustrated inFIG. 15 is removed by wet etching using thermal phosphoric acid. Thereafter, nitride film is accumulated, and etching-back is performed to formside wall 21. As a result, a part of the silicon surface ofsemiconductor substrate 11 is exposed. - Subsequently, referring to
FIG. 17 , a silicon layer having a film thickness of 30 [nm] is formed by a selective epitaxial growth method in a region where the silicon surface is exposed. Thereafter, ion is implanted in the formed silicon layer to form an upper diffusion layer. More specifically, arsenic (As) is implanted by a dose amount of 1E15 [atoms/cm2] using an accelerating energy of 10 [KeV]. Subsequently, a conductive material is fed onto the upper diffusion layer to formcontact plug 23. - Subsequently, referring to
FIG. 18 , an interlayer film is formed andcapacitor 24 is formed so that the above described arrangement is provided.Reference numeral 24 inFIG. 18 denotes a lower electrode of the capacitor. Here,lower electrode 24 of the capacitor is either of a cylinder type or of a pillar type. Thereafter, a peripheral circuit section is formed. After the above described processes, the semiconductor device is completed. - The structure of the memory cell will be described with reference to
FIG. 19 . Lines g1 to g4 extending in an X direction used for the gate electrode are arrayed in a Y direction. Lines h1 to h4 extending in a Y direction formed of an n-type dopant layer are arrayed in an X direction. Reference numerals 25 a and 25 b each denote a lower diffusion layer connected to silicon pillar 29 a formed in the central part. Lines g2 and g3 for the gate electrode are arranged to have therebetween pillar 29 a via the gate insulating film. When lines g2 and g3 have the same electrical potential, lines g2 and g3 function as a single word line. - Lines h2 and h3 are both connected to lower diffusion layers 25 a and 25 b. Two lines h2 and h3 function as a single bit line. The line pitch of the bit line is represented by
arrow 50, and the line pitch of the word line, byarrow 52. The line pitch of the bit line (50) is set to 2 F, and the line pitch of the word line (52), to (4/√3)F. - The capacitor arrangement will be described with reference to
FIG. 20 . The capacitors are arranged so that they are displaced in a direction (Y direction) of arraying the word lines. The center position of capacitor 24 a connected to silicon pillar 29 a (FIG. 19 ) is displaced downward by distance C from the center position of the word lines (lines g2 and g3); and the center position ofadjacent capacitor 24 b is displaced upward by distance C from the center position of the word lines. Distance C is set to (1/√3)F. - The planar shape of the capacitor is not limited to circular. For example, the planar shape of the capacitor may be, as illustrated in
FIG. 21 , hexagonal; or the planar shape of the capacitor may have six or more corners, that is, polygonal. In the configuration illustrated inFIG. 21 , by way of example, line pitch W ofword lines 1 is set to (4/√3)×F(≈2.3094 F), and line pitch B ofbit lines 2, to 2 F. - The height of the capacitor may be extremely great. When the height of the capacitor is extremely great, in forming the electrode, it may be difficult to make a uniform hole in the interlayer insulating film. Thus, a conductive pat may be formed under the capacitor through which the silicon pillar and the lower electrode of the capacitor are connected.
FIG. 22 illustrates an exemplary layout in which pat 8 is formed.FIG. 23 is a cross-sectional view illustrating an exemplary configuration in which pat 8 is added to the configuration illustrated inFIG. 19 . - When the pat is provided, the allowable range of displacement of the silicon pillar from the lower electrode of the capacitor is enlarged when position adjustment between the silicon pillar and the lower electrode is performed.
- The above description is about a case in which the line pitch of the word line may be enlarged. However, the line pitch of the bit line, not of the word line may be enlarged. In this case, the capacitor may be arranged so that it is displaced in a direction (X direction in the drawings) of arraying the bit lines. The distance by which the capacitor is displaced is similar to the when the line pitch of the word line is enlarged.
- The structure of the vertical MOS transistor described in the above is an example only. The present invention is applicable to the entire cross-point type memory cell layout. The lines that configure bit line or word line of the vertical MOS transistor may be only arranged on the one side of each pillar. When the present invention is applied to the structure in which the lines configure word lines are only arranged on the one side of each pillar, please regard the locations where the pillars are arrange and the lines, that are arrange in the vicinity of the pillars, as the location where the word lines are arranged. When the present invention is applied to the structure in which the lines configure bit lines are only arranged on the one side of each pillar, please regard the locations where the pillars are arrange and the lines, that are arrange in the vicinity of the pillars, as the location where the bit lines are arranged.
- According to the present invention, the gate electrode may be formed of polysilicon, amorphous silicon or metal. In particular, the gate electrode may be formed of a material containing tungsten (W), tungsten silicide (WSi) or titanium nitride (TiN). The gate electrode may be formed of another metal material. The gate electrode may be formed of another conductive substance.
- According to the present invention, the bit line may be formed of silicon (dopant diffusion layer) or metal. In particular, the bit line may be formed of a material containing W, WSi or TiN. The bit line may be formed of another metal material. The bit line may be formed of another conductive substance.
- According to the present invention, the gate insulating film may be oxide film, oxynitride film or another high dielectric constant insulating film (High-k insulating film). In particular, the high dielectric constant insulating film may contain hafnium (Hf). The gate insulating film may be another insulating film.
- According to the present invention, the interlayer film may be replaced with an insulating material such as oxide film, nitride film, SIOC or SiON.
- The present invention may be applied to a consolidated logic product including a DRAM element and logic element mounted on one chip, or to a memory or the like with a ferroelectric capacitor.
- When a MOS transistor and a storage element connected thereto constitute a memory cell, the present invention may be applied to a phase change memory element (PRAM), resistance memory element (ReRAM) or the like, for example.
- Specific examples of storage elements include an element in which, when current flows between electrodes, the resistance value across the electrodes varies and after the current flow is stopped, the varied resistance value is kept. In such an element, a chalcogenide material such as GeSbTe, or a perovskite metal oxide material is placed between the two electrodes.
- In the above storage element, when the area for arranging the storage element is reduced for downsizing, it is difficult to maintain the performance of the storage element. However, when the storage element is arranged according to the present invention, the area for arranging the storage element can be enlarged while downsizing is achieved. More specifically, a storage element is arranged according to the present invention, and either a source or drain electrode of a vertical MOS transistor is connected to the storage element. Further, a line working as a bit line or ground line (GND line) is connected to the remaining source or drain electrode of the vertical MOS transistor, and arranged according to the above described bit line layout.
- Further, a line connected to the gate electrode of the MOS transistor is arranged according to the above described word line layout.
- When the storage element is arranged in this way, a semiconductor device with a high-performance storage element can be formed while downsizing is achieved.
- It is apparent that the present invention is not limited to the above embodiments, but may be modified and changed without departing from the scope and spirit of the invention.
Claims (20)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008306543A JP2010129972A (en) | 2008-12-01 | 2008-12-01 | Semiconductor device, and method of manufacturing the same |
JP2008-306543 | 2008-12-01 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20100133497A1 true US20100133497A1 (en) | 2010-06-03 |
US9177947B2 US9177947B2 (en) | 2015-11-03 |
Family
ID=42221933
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/628,474 Active 2033-01-02 US9177947B2 (en) | 2008-12-01 | 2009-12-01 | Semiconductor device having efficient capacitor arrangement |
Country Status (2)
Country | Link |
---|---|
US (1) | US9177947B2 (en) |
JP (1) | JP2010129972A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130277639A1 (en) * | 2012-04-20 | 2013-10-24 | International Business Machines Corporation | Self-aligned process to fabricate a memory cell array with a surrounding-gate access transistor |
CN107093604A (en) * | 2017-04-27 | 2017-08-25 | 睿力集成电路有限公司 | Dynamic random access memory and its manufacture method |
CN115496028A (en) * | 2022-09-23 | 2022-12-20 | 北京百度网讯科技有限公司 | Size information output method and device and electronic equipment |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5691551A (en) * | 1993-08-31 | 1997-11-25 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device |
US20020005535A1 (en) * | 2000-05-31 | 2002-01-17 | Rolf Weis | Memory cell configuration |
US6440801B1 (en) * | 1997-01-22 | 2002-08-27 | International Business Machines Corporation | Structure for folded architecture pillar memory cell |
US6882556B2 (en) * | 2002-07-31 | 2005-04-19 | Infineon Technologies Ag | Semiconductor memory having a configuration of memory cells |
US20050218440A1 (en) * | 2004-03-31 | 2005-10-06 | Park Je-Min | Semiconductor device including square type storage node and method of manufacturing the same |
US20080237776A1 (en) * | 2004-08-30 | 2008-10-02 | Abbott Todd R | DRAM layout with vertical FETs and method of formation |
US20080253160A1 (en) * | 2007-04-13 | 2008-10-16 | Qimonda Ag | Integrated circuit having a memory cell array and method of forming an integrated circuit |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2748072B2 (en) | 1992-07-03 | 1998-05-06 | 三菱電機株式会社 | Semiconductor device and manufacturing method thereof |
JP3655175B2 (en) | 2000-06-30 | 2005-06-02 | 株式会社東芝 | Manufacturing method of semiconductor memory device |
JP3902731B2 (en) | 2001-05-23 | 2007-04-11 | 忠道 政本 | Electronic element or electronic device. |
-
2008
- 2008-12-01 JP JP2008306543A patent/JP2010129972A/en active Pending
-
2009
- 2009-12-01 US US12/628,474 patent/US9177947B2/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5691551A (en) * | 1993-08-31 | 1997-11-25 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device |
US6440801B1 (en) * | 1997-01-22 | 2002-08-27 | International Business Machines Corporation | Structure for folded architecture pillar memory cell |
US20020005535A1 (en) * | 2000-05-31 | 2002-01-17 | Rolf Weis | Memory cell configuration |
US6882556B2 (en) * | 2002-07-31 | 2005-04-19 | Infineon Technologies Ag | Semiconductor memory having a configuration of memory cells |
US20050218440A1 (en) * | 2004-03-31 | 2005-10-06 | Park Je-Min | Semiconductor device including square type storage node and method of manufacturing the same |
US20080237776A1 (en) * | 2004-08-30 | 2008-10-02 | Abbott Todd R | DRAM layout with vertical FETs and method of formation |
US20080253160A1 (en) * | 2007-04-13 | 2008-10-16 | Qimonda Ag | Integrated circuit having a memory cell array and method of forming an integrated circuit |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130277639A1 (en) * | 2012-04-20 | 2013-10-24 | International Business Machines Corporation | Self-aligned process to fabricate a memory cell array with a surrounding-gate access transistor |
US8835898B2 (en) * | 2012-04-20 | 2014-09-16 | International Business Machines Corporation | Self-aligned process to fabricate a memory cell array with a surrounding-gate access transistor |
US9240324B2 (en) | 2012-04-20 | 2016-01-19 | Globalfoundries Inc. | Self-aligned process to fabricate a memory cell array with a surrounding-gate access transistor |
CN107093604A (en) * | 2017-04-27 | 2017-08-25 | 睿力集成电路有限公司 | Dynamic random access memory and its manufacture method |
CN108428702A (en) * | 2017-04-27 | 2018-08-21 | 睿力集成电路有限公司 | The manufacturing method of dynamic random access memory |
CN115496028A (en) * | 2022-09-23 | 2022-12-20 | 北京百度网讯科技有限公司 | Size information output method and device and electronic equipment |
Also Published As
Publication number | Publication date |
---|---|
US9177947B2 (en) | 2015-11-03 |
JP2010129972A (en) | 2010-06-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10622051B2 (en) | Memory cell and methods thereof | |
US9450024B2 (en) | Field effect transistor constructions and memory arrays | |
US11244952B2 (en) | Array of capacitors, array of memory cells, methods of forming an array of capacitors, and methods of forming an array of memory cells | |
US8154086B2 (en) | Semiconductor surround gate SRAM storage device | |
US8405089B2 (en) | Semiconductor memory device and manufacturing method thereof | |
US8415738B2 (en) | Semiconductor memory device and manufacturing method thereof | |
US9099399B2 (en) | Methods of forming fine patterns for semiconductor devices | |
US11877438B2 (en) | Array of memory cells | |
US10692871B2 (en) | Methods of forming memory arrays | |
WO2009096467A1 (en) | Semiconductor storage device | |
WO2021041027A1 (en) | An array of capacitors, an array of memory cells, a method of forming an array of capacitors, and a method of forming an array of memory cells | |
US11925031B2 (en) | Arrays of capacitors and arrays of memory cells | |
US20210358922A1 (en) | Bit line structure, manufacturing method thereof and semiconductor memory | |
JP5430981B2 (en) | Semiconductor memory device and manufacturing method thereof | |
US10461149B1 (en) | Elevationally-elongated conductive structure of integrated circuitry, method of forming an array of capacitors, method of forming DRAM circuitry, and method of forming an elevationally-elongated conductive structure of integrated circuitry | |
US9177947B2 (en) | Semiconductor device having efficient capacitor arrangement | |
US11659716B2 (en) | Memory circuitry and methods of forming memory circuitry | |
US20120134195A1 (en) | Memory Device and Manufacturing Method Thereof | |
US20230164989A1 (en) | U-shaped channel access transistors and methods for forming the same | |
US11856781B2 (en) | Three-dimensional memory device and method | |
WO2021086647A1 (en) | Integrated assemblies, and methods of forming integrated assemblies | |
CN114245938A (en) | Integrated transistor having gate material through a pillar of semiconductor material, and method of forming an integrated transistor | |
JP2014099664A (en) | Semiconductor memory device | |
WO2023009247A1 (en) | Dram circuitry and method of forming dram circuitry | |
JP5566697B2 (en) | Semiconductor memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ELPIDA MEMORY, INC.,JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJIMOTO, HIROYUKI;REEL/FRAME:023585/0422 Effective date: 20091124 Owner name: ELPIDA MEMORY, INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJIMOTO, HIROYUKI;REEL/FRAME:023585/0422 Effective date: 20091124 |
|
AS | Assignment |
Owner name: ELPIDA MEMORY INC., JAPAN Free format text: SECURITY AGREEMENT;ASSIGNOR:PS4 LUXCO S.A.R.L.;REEL/FRAME:032414/0261 Effective date: 20130726 |
|
AS | Assignment |
Owner name: PS4 LUXCO S.A.R.L., LUXEMBOURG Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ELPIDA MEMORY, INC.;REEL/FRAME:032900/0568 Effective date: 20130726 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: PS5 LUXCO S.A.R.L., LUXEMBOURG Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PS4 LUXCO S.A.R.L.;REEL/FRAME:039818/0506 Effective date: 20130829 Owner name: LONGITUDE SEMICONDUCTOR S.A.R.L., LUXEMBOURG Free format text: CHANGE OF NAME;ASSIGNOR:PS5 LUXCO S.A.R.L.;REEL/FRAME:039793/0880 Effective date: 20131112 |
|
AS | Assignment |
Owner name: LONGITUDE LICENSING LIMITED, IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LONGITUDE SEMICONDUCTOR S.A.R.L.;REEL/FRAME:046865/0667 Effective date: 20180731 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |