US20100115311A1 - PCI Express System and Method of Transiting Link State Thereof - Google Patents

PCI Express System and Method of Transiting Link State Thereof Download PDF

Info

Publication number
US20100115311A1
US20100115311A1 US12/685,126 US68512610A US2010115311A1 US 20100115311 A1 US20100115311 A1 US 20100115311A1 US 68512610 A US68512610 A US 68512610A US 2010115311 A1 US2010115311 A1 US 2010115311A1
Authority
US
United States
Prior art keywords
link
state
link state
data transmission
transmission system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/685,126
Inventor
Wen-Yu Tseng
Wei-Lin Wang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US12/685,126 priority Critical patent/US20100115311A1/en
Publication of US20100115311A1 publication Critical patent/US20100115311A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/423—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with synchronous protocol
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/02—Details
    • H04L12/10—Current supply arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/02—Details
    • H04L12/12—Arrangements for remote connection or disconnection of substations or of equipment thereof
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/14—Multichannel or multilink protocols
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00—Reducing energy consumption in communication networks
    • Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate

Definitions

  • the invention relates in general to a PCI (Peripheral Component Interconnect) Express system and a method of transitioning a power state thereof, and more particularly to a PCI Express system and a method of transitioning a link state (L-state) thereof.
  • PCI Peripheral Component Interconnect
  • PCI Peripheral Component Interconnect
  • the ACPI Advanced Configuration and Power Interface
  • D-state Device State
  • L-state Link State
  • the D 0 state (Full-On) represents that the component is under a normal working state.
  • the link between the components is under the L 0 , L 0 s or L 1 states.
  • the D 1 state and D 2 state are not obviously defined in ACPI.
  • the D 2 state saves more power than the D 0 and D 1 states, but can hold the states of fewer components.
  • the Di state consumes more power than the D 2 state, but can hold the states of more components.
  • the Di and D 2 states correspond to the L 1 state.
  • the D 3 state represents a shutdown state and includes D 3 cold and D 3 hot states.
  • D 3 cold state it means that the main power is not supplied to the components.
  • D 3 hot state it means that the main power is supplied to the components.
  • the power states of the components are under the D 3 cold state, the links between the components correspond to the L 2 state if an auxiliary power is supplied to the components; and the links between the components correspond to the L 3 state if no power is supplied to the components.
  • the D 3 hot state corresponds to the L 1 state.
  • the L 0 state represents that the power states of the links between the components are under the normal working state.
  • the link can be entered to L 0 s state to decrease the power consumption.
  • the L 2 state and L 3 state are the shutdown states. An auxiliary power exists under the L 2 state, and no auxiliary power exists under the L 3 state.
  • the invention provides a PCI Express system and a method of transitioning link state thereof, wherein a threshold idle time can be adjusted such that the system can properly and timely transit the link state when idle.
  • the invention provides a method of transitioning link state (L-state) between an upstream component and a downstream component. The method includes: detecting whether at least one of the upstream component and the downstream component stops data transmission when the link is under a first link state; if the data transmission is stopped and a threshold idle time is expired, then transiting the link into a second link state.
  • the invention also provides a data transmission system includes an upstream component, a downstream component and a link.
  • the link is electrically connected between the upstream component and the downstream component and the upstream component and the downstream component respectively transmit data to each other via the link under a first link state which is a normal working state.
  • a time period of at least one of the upstream component and the downstream component stops the data transmission under the first link state reaches a threshold idle time, the link is transited to a second link state.
  • FIG. 1 is a block diagram showing a data transmission system of PCI Express according to a preferred embodiment of the invention.
  • FIG. 2 is a flow chart showing a method of transitioning a link power state of the PCI Express according to the preferred embodiment of the invention.
  • FIG. 3 shows associated waveforms when the link is transited between the L-states L 0 and L 1 .
  • FIG. 4 shows associated waveforms when the link is transited between the L-states L 0 and L 0 s.
  • ASPM Active State Power Management
  • FIG. 1 is a block diagram showing a data transmission system 100 of PCI Express according to an embodiment of the invention.
  • the data transmission system 100 includes an upstream component 110 , a downstream component 120 and a link 130 .
  • the link 130 is electrically connected between the upstream component 110 and the downstream component 120 .
  • the upstream component 110 includes a transaction layer (TL) 111 , a data link layer (DLL) 112 and a physical layer (PHY) 113 .
  • TL transaction layer
  • DLL data link layer
  • PHY physical layer
  • the transaction layer 111 generates and transmits a data packet to the data link layer 112 , or receives the data packet from the data link layer 112 .
  • the transaction layer 111 also manages the flow controls between the transaction layer 111 and the components.
  • the data packet received or generated by the transaction layer 111 is regarded as a transaction layer packet (TLP).
  • Data packets are transmitted between the data link layer 112 and the physical layer 113 ; and are also transmitted between the data link layer 112 and the transaction layer 111 .
  • the data link layer 112 receives the data packet and then provides the transaction layer packet to the transaction layer 111 .
  • the data link layer 112 receives the transaction layer packet outputted from the transaction layer 111 and then outputs the data packet to the physical layer 113 .
  • the data link layer 112 debugs during the above-mentioned operation in order to transmit the data packet stably.
  • the data packet transmitted between the data link layer 112 and the physical layer 113 is regarded as a data link layer packet (DLLP).
  • DLLP data link layer packet
  • the physical layer 113 undertakes the packet transmission via the link between the component 110 and the component 120 .
  • the physical layer 113 receives the packet from the component 120 and transfers the packet into a DLLP format, and then outputs the DLLP to the data link layer 112 .
  • the physical layer 113 also receives the DLLP from the data link layer 112 , and then transmits the DLLP to the physical layer 123 of the component 120 via the link 130 .
  • the downstream component 120 is similar to the upstream component 110 and also includes a transaction layer 121 , a data link layer 122 and a physical layer 123 .
  • the operations of each layer have been described hereinabove, and detailed descriptions thereof will be omitted.
  • FIG. 2 is a flow chart 200 showing a method of transiting link state of the PCI Express according to the embodiment of the invention.
  • step 21 a threshold idle time is defined.
  • step 22 detecting whether at least one of the upstream component 110 and the downstream component 120 stops transmitting data when the link 130 is under a first link state.
  • step 23 if at least one of the upstream component 110 and the downstream component 120 stops transmitting the data which means the system is idle.
  • step 23 if the system is idle, determining whether the system idle time reaches the threshold idle time. If the threshold idle time is expired, transiting the link 130 into a second link state (step 24 ).
  • the link 130 should be transited to the first link state before transmitting the data packet. Before transiting to the first link state, the link 130 is firstly transited from the second link state to a transitional link state, then to the first link state.
  • the threshold idle time could be adjusted within a range from 128 nanoseconds to 32 microseconds according to the demands.
  • the threshold idle time of the invention is more flexible. Under different requirements, such as the different transmission frequencies, if the threshold idle time is fixed defined for transiting the system from L 0 state to L 0 s state, the power-saving effect cannot be effectively reached.
  • the system idle time may be defined in the condition when there has no data transmission in the transaction layer 111 of the upstream component 110 , or in the data link layer 112 of the upstream component 110 , or in each layer of the downstream component 120 .
  • the first link state may be, for example, the L 0 state.
  • the second link state may be, for example, the L 1 state or L 0 s state.
  • the L 0 state is the link state in which consuming the most power. That is, the L 0 state may be an active state or a normal working state, in which all data transactions on the PCI Express interface are performed.
  • the L 0 s state is the link state with a very short period in which the link 130 is briefly idle to reduce the power consumption.
  • the transition from the L 0 state to the L 0 s state is controlled by software.
  • the data transmission will be blocked in the L 0 s state.
  • the link 130 has to return to the L 0 state firstly.
  • the time period of the L 1 state is much longer than that of the L 0 s state.
  • all transmission circuits are stopped, and the clock gating is generated, and all phase locked loops (PLL) are also stopped.
  • PLL phase locked loops
  • FIG. 3 shows associated waveforms when the link is transited between the L 0 state and the L 1 state.
  • the upstream component 110 is idle at the time t 0 .
  • the threshold idle time is expired, the link 130 is transited to the L 1 state.
  • the time period between t 0 and t 1 is the threshold idle time selected according to the concept of the invention.
  • the upstream component 110 continuously sends out a PM_Active_State_Request_L 1 (i.e. a DLLP), If there is no TLP or DLLP transmitted, assume the upstream component 110 receives the request (i.e., PM_Request_Ack) for transiting to the L 1 state at t 2 . After t 2 , the link 130 would be transited to the L 1 state.
  • PM_Active_State_Request_L 1 i.e. a DLLP
  • FIG. 4 shows associated waveforms when the link is transited between the L 0 state and L 0 s state.
  • the link 130 is under L 0 state, if the downstream component 120 or the upstream component 110 has no data packet to be transmitted, the link 130 is then transited to the L 0 s state after the time t 11 .
  • the time period between t 10 and t 11 is the threshold idle time selected according to the concept of the invention. Assume if there has a TLP or a DLLP to be transmitted at the time t 12 , the link 130 has to return to the L 0 state.
  • the link 130 Before the link 130 returns to the L 0 state, the link 130 is firstly transited to the L 0 s state (shown as L 0 STXFTS in FIG. 4 ) at t 12 . Thereafter, the link 130 can return to the L 0 state after the time t 13 .
  • L 0 STXFTS shown as L 0 STXFTS in FIG. 4
  • the threshold idle time can be adjusted according to the design or the transmission speed when the system is idle under the L 0 state, thus the L 0 s state or L 1 state can be properly transited and the power consumption is reduced.
  • the application of the adjustable threshold idle time may also support the future increase of the bandwidth or transmission speed for a longer period of time.

Abstract

A PCI Express system and a method of transitioning link state thereof. The PCI Express system includes an upstream component, a downstream component and a link. The upstream component and the downstream component transmit data to each other via the link. When at least one of the upstream component and the downstream component stops data transmission under a normal working state and if the system idle time period reaches a threshold idle time, then transiting the link into a second link state

Description

  • This is a continuation of co-pending U.S. patent application Ser. No. 11/403,853, filed Apr. 14, 2006.
    • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The invention relates in general to a PCI (Peripheral Component Interconnect) Express system and a method of transitioning a power state thereof, and more particularly to a PCI Express system and a method of transitioning a link state (L-state) thereof.
  • 2. Description of the Related Art
  • PCI (Peripheral Component Interconnect) interfaces are originally the mainstream of personal computers. With the progress of time, however, a higher transmission bandwidth required in future processors and output/input components has greatly exceeded the range of the PCI interface. A new generation of PCI Express has been disclosed to serve as the standard local input/output bus for various operation platforms. The maximum features include the enhancement of efficiency and the high one-way transmission rate of 2.5 GHz. Furthermore, the transmission rate can be increased as the number of lanes increases. For example, the transmission rate can be increased by four times when four lanes are used.
  • The ACPI (Advanced Configuration and Power Interface) defines the power state of the component in various states and is referred to as D-state (Device State). The PCI Express further defines the power state of a link between components, which is referred to as L-state (Link State). Each L-state and each D-state have a corresponding relationship.
  • The D0 state (Full-On) represents that the component is under a normal working state. When the component is under the D0 state, the link between the components is under the L0, L0s or L1 states.
  • The D1 state and D2 state are not obviously defined in ACPI. In general, the D2 state saves more power than the D0 and D1 states, but can hold the states of fewer components. The Di state consumes more power than the D2 state, but can hold the states of more components. The Di and D2 states correspond to the L1 state.
  • The D3 state (Off) represents a shutdown state and includes D3 cold and D3 hot states. When the components are under the D3 cold state, it means that the main power is not supplied to the components. When the components are in the D3 hot state, it means that the main power is supplied to the components. When the power states of the components are under the D3 cold state, the links between the components correspond to the L2 state if an auxiliary power is supplied to the components; and the links between the components correspond to the L3 state if no power is supplied to the components. The D3 hot state corresponds to the L1 state.
  • The L0 state represents that the power states of the links between the components are under the normal working state. When data is transmitted on the links between the components, if a short idle represented, the link can be entered to L0s state to decrease the power consumption.
  • When the links between the components are under the L1 state, the components have no working request, and the power requirement of the links between the components is decreased. At this time, the clock signal doesn't trigger, and the PLL (Phase Locked Loop) also pauses.
  • The L2 state and L3 state are the shutdown states. An auxiliary power exists under the L2 state, and no auxiliary power exists under the L3 state.
  • However, it is found that the power consumption can't be save due to the L0s state cannot be properly entered or entered more frequently from L0 state, and thus the object of power-saving cannot be really achieved.
    • SUMMARY OF THE INVENTION
  • The invention provides a PCI Express system and a method of transitioning link state thereof, wherein a threshold idle time can be adjusted such that the system can properly and timely transit the link state when idle. The invention provides a method of transitioning link state (L-state) between an upstream component and a downstream component. The method includes: detecting whether at least one of the upstream component and the downstream component stops data transmission when the link is under a first link state; if the data transmission is stopped and a threshold idle time is expired, then transiting the link into a second link state.
  • The invention also provides a data transmission system includes an upstream component, a downstream component and a link. The link is electrically connected between the upstream component and the downstream component and the upstream component and the downstream component respectively transmit data to each other via the link under a first link state which is a normal working state. When a time period of at least one of the upstream component and the downstream component stops the data transmission under the first link state reaches a threshold idle time, the link is transited to a second link state.
  • Other objects, features, and advantages of the invention will become apparent from the following detailed description of the preferred but non-limiting embodiments. The following description is made with reference to the accompanying drawings.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a block diagram showing a data transmission system of PCI Express according to a preferred embodiment of the invention.
  • FIG. 2 is a flow chart showing a method of transitioning a link power state of the PCI Express according to the preferred embodiment of the invention.
  • FIG. 3 shows associated waveforms when the link is transited between the L-states L0 and L1.
  • FIG. 4 shows associated waveforms when the link is transited between the L-states L0 and L0s.
    •  DETAILED DESCRIPTION OF THE INVENTION
  • In the specification of PCI Express, a hardware mechanism, ASPM (Active State Power Management), is used to handle the link state transiting from the L0s state to the L1 state.
  • FIG. 1 is a block diagram showing a data transmission system 100 of PCI Express according to an embodiment of the invention. Referring to FIG. 1, the data transmission system 100 includes an upstream component 110, a downstream component 120 and a link 130. The link 130 is electrically connected between the upstream component 110 and the downstream component 120.
  • The upstream component 110 includes a transaction layer (TL) 111, a data link layer (DLL) 112 and a physical layer (PHY) 113.
  • The transaction layer 111 generates and transmits a data packet to the data link layer 112, or receives the data packet from the data link layer 112. The transaction layer 111 also manages the flow controls between the transaction layer 111 and the components. The data packet received or generated by the transaction layer 111 is regarded as a transaction layer packet (TLP).
  • Data packets are transmitted between the data link layer 112 and the physical layer 113; and are also transmitted between the data link layer 112 and the transaction layer 111. The data link layer 112 receives the data packet and then provides the transaction layer packet to the transaction layer 111. Or the data link layer 112 receives the transaction layer packet outputted from the transaction layer 111 and then outputs the data packet to the physical layer 113. The data link layer 112 debugs during the above-mentioned operation in order to transmit the data packet stably. The data packet transmitted between the data link layer 112 and the physical layer 113 is regarded as a data link layer packet (DLLP).
  • The physical layer 113 undertakes the packet transmission via the link between the component 110 and the component 120. The physical layer 113 receives the packet from the component 120 and transfers the packet into a DLLP format, and then outputs the DLLP to the data link layer 112. The physical layer 113 also receives the DLLP from the data link layer 112, and then transmits the DLLP to the physical layer 123 of the component 120 via the link 130.
  • The downstream component 120 is similar to the upstream component 110 and also includes a transaction layer 121, a data link layer 122 and a physical layer 123. The operations of each layer have been described hereinabove, and detailed descriptions thereof will be omitted.
  • FIG. 2 is a flow chart 200 showing a method of transiting link state of the PCI Express according to the embodiment of the invention.
  • This method is applied to the link 130 connected between the upstream component 110 and the downstream component 120. In step 21, a threshold idle time is defined. Next, in step 22, detecting whether at least one of the upstream component 110 and the downstream component 120 stops transmitting data when the link 130 is under a first link state.
  • If at least one of the upstream component 110 and the downstream component 120 stops transmitting the data which means the system is idle. In step 23, if the system is idle, determining whether the system idle time reaches the threshold idle time. If the threshold idle time is expired, transiting the link 130 into a second link state (step 24).
  • If a data packet has to be transmitted under the second link state, the link 130 should be transited to the first link state before transmitting the data packet. Before transiting to the first link state, the link 130 is firstly transited from the second link state to a transitional link state, then to the first link state.
  • In step 21, the threshold idle time could be adjusted within a range from 128 nanoseconds to 32 microseconds according to the demands. In comparing with the threshold idle time of 7 microseconds defined in the he PCI Express specification, the threshold idle time of the invention is more flexible. Under different requirements, such as the different transmission frequencies, if the threshold idle time is fixed defined for transiting the system from L0 state to L0s state, the power-saving effect cannot be effectively reached. The system idle time may be defined in the condition when there has no data transmission in the transaction layer 111 of the upstream component 110, or in the data link layer 112 of the upstream component 110, or in each layer of the downstream component 120.
  • In step 22, the first link state may be, for example, the L0 state. In step 23, the second link state may be, for example, the L1 state or L0s state.
  • The L0 state is the link state in which consuming the most power. That is, the L0 state may be an active state or a normal working state, in which all data transactions on the PCI Express interface are performed.
  • The L0s state is the link state with a very short period in which the link 130 is briefly idle to reduce the power consumption. The transition from the L0 state to the L0s state is controlled by software. The data transmission will be blocked in the L0s state. Thus, if a data pack has to be transmitted under the L0s state, the link 130 has to return to the L0 state firstly.
  • The time period of the L1 state is much longer than that of the L0s state. In the L1 state, all transmission circuits are stopped, and the clock gating is generated, and all phase locked loops (PLL) are also stopped.
  • The procedure of an example of transiting to the L1 state will be illustrated herein below. FIG. 3 shows associated waveforms when the link is transited between the L0 state and the L1 state.
  • Assume the upstream component 110 is idle at the time t0. At time t1, if the threshold idle time is expired, the link 130 is transited to the L1 state. The time period between t0 and t1 is the threshold idle time selected according to the concept of the invention. At t1, the upstream component 110 continuously sends out a PM_Active_State_Request_L1 (i.e. a DLLP), If there is no TLP or DLLP transmitted, assume the upstream component 110 receives the request (i.e., PM_Request_Ack) for transiting to the L1 state at t2. After t2, the link 130 would be transited to the L1 state.
  • When under the L1 state, assume the upstream component 110 or the downstream component 120 generates a TLP or a DLLP at time t3, the link has to return to the L0 state for data packet transmission. Consequently, the link 130 is firstly transited to the recovery state and then transited to the L0 state after the t3.
  • FIG. 4 shows associated waveforms when the link is transited between the L0 state and L0s state. During time t10 to time t11, assume the link 130 is under L0 state, if the downstream component 120 or the upstream component 110 has no data packet to be transmitted, the link 130 is then transited to the L0s state after the time t11.
  • In this example, the time period between t10 and t11 is the threshold idle time selected according to the concept of the invention. Assume if there has a TLP or a DLLP to be transmitted at the time t12, the link 130 has to return to the L0 state.
  • Before the link 130 returns to the L0 state, the link 130 is firstly transited to the L0s state (shown as L0STXFTS in FIG. 4) at t12. Thereafter, the link 130 can return to the L0 state after the time t13.
  • In the method of transitioning the link state of the power state of a PCI Express system, the threshold idle time can be adjusted according to the design or the transmission speed when the system is idle under the L0 state, thus the L0s state or L1 state can be properly transited and the power consumption is reduced. The application of the adjustable threshold idle time may also support the future increase of the bandwidth or transmission speed for a longer period of time.
  • While the invention has been described by way of examples and in terms of preferred embodiments, it is to be understood that the invention is not limited thereto. On the contrary, it is intended to cover various modifications and similar arrangements and procedures, and the scope of the appended claims therefore should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements and procedures.

Claims (17)

1. A data transmission system, comprising:
an upstream device;
at least one downstream device; and
a link, connected between the upstream device and the downstream device, wherein the link is in a first link state;
wherein when the upstream device outputs a turn-off signal to the downstream device, a time period is counted, if the upstream device does not receive an acknowledging signal from the downstream device to response the turn-off signal within the time period, the link is then transited from the first link state to a second link state to remove power of the link;
wherein the time period is set to be programmable so that the system has a reasonable time to power down.
2. The data transmission system according to claim 1, wherein when the upstream device receives the acknowledging signal within the time period, the link is then transited from the first link state to the second link state according to the acknowledging signal.
3. The data transmission system according to claim 1, the upstream device and the downstream device normally transmit data via the link when in the first link state.
4. The data transmission system according to claim 1, wherein if the downstream device does not receive the turn-off signal within the time period, the link is then transited from the first link state to the second link state.
5. The data transmission system according to claim 1, wherein the first link state is L0 state.
6. The data transmission system according to claim 1, wherein the second link state is L2 state or L3 state.
7. The data transmission system according to claim 1, wherein the upstream device comprises a register for storing at least one time period.
8. The data transmission system according to claim 1, wherein the upstream device comprises a timer for counting the time period.
9. The data transmission system according to claim 1, wherein the system is a peripheral component interconnect express (PCIE) data transmission system.
10. A method for managing link state of a data transmission system, the data transmission system comprising an upstream device, a downstream device and a link, the downstream device and the upstream device transmitting data via the link, the method comprising:
sending out a turn-off signal to the downstream device and counting a time period, wherein the time period is set to be programmable so that the system has a reasonable time to power down; and
transiting the link from a first link state to a second link state to remove power of the link when a acknowledging signal is not received within the time period.
11. The method according to claim 10, wherein the method further comprises outputting the acknowledging signal to the upstream device when receiving the turn-off signal.
12. The method according to claim 10, wherein the method further comprises when the upstream device receives the acknowledging signal within the time period, transiting the link from the first link state to the second link state to remove the power of the link according to the acknowledging signal.
13. The method according to claim 10, wherein the method further comprises transiting the link from the first link state to the second link state if the turn-off signal is not received within the time period.
14. The method according to claim 10, wherein data is normally transmitted via the link when in the first link state.
15. The method according to claim 10, wherein the first link state is L0 state.
16. The method according to claim 10, wherein the second link state is L2 state or L3 state.
17. The method according to claim 10, wherein the method is applied to a peripheral component interconnect express (PCIE) data transmission system.
US12/685,126 2005-05-23 2010-01-11 PCI Express System and Method of Transiting Link State Thereof Abandoned US20100115311A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/685,126 US20100115311A1 (en) 2005-05-23 2010-01-11 PCI Express System and Method of Transiting Link State Thereof

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US68331305P 2005-05-23 2005-05-23
TW94139010 2005-11-07
TW094139010A TWI295769B (en) 2005-05-23 2005-11-07 Pci express system and method of transitioning link power state thereof
US11/403,853 US7647517B2 (en) 2005-05-23 2006-04-14 PCI express system and method of transitioning link state including adjusting threshold idle time according to a requirement of data transmission
US12/685,126 US20100115311A1 (en) 2005-05-23 2010-01-11 PCI Express System and Method of Transiting Link State Thereof

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/403,853 Continuation US7647517B2 (en) 2005-05-23 2006-04-14 PCI express system and method of transitioning link state including adjusting threshold idle time according to a requirement of data transmission

Publications (1)

Publication Number Publication Date
US20100115311A1 true US20100115311A1 (en) 2010-05-06

Family

ID=36742711

Family Applications (6)

Application Number Title Priority Date Filing Date
US11/386,754 Abandoned US20060265611A1 (en) 2005-05-23 2006-03-23 PCI Express system and method of transitioning link state thereof
US11/403,853 Active 2027-12-24 US7647517B2 (en) 2005-05-23 2006-04-14 PCI express system and method of transitioning link state including adjusting threshold idle time according to a requirement of data transmission
US11/429,941 Active 2029-05-03 US7849340B2 (en) 2005-05-23 2006-05-09 Data transmission system and link state managing method thereof using turn-off acknowledgement and electrical idle waiting timeouts
US11/430,122 Active 2028-08-20 US7607029B2 (en) 2005-05-23 2006-05-09 PCI express link state management system and method thereof
US11/432,356 Active 2027-09-05 US7721031B2 (en) 2005-05-23 2006-05-12 PCI express link state management system and method thereof
US12/685,126 Abandoned US20100115311A1 (en) 2005-05-23 2010-01-11 PCI Express System and Method of Transiting Link State Thereof

Family Applications Before (5)

Application Number Title Priority Date Filing Date
US11/386,754 Abandoned US20060265611A1 (en) 2005-05-23 2006-03-23 PCI Express system and method of transitioning link state thereof
US11/403,853 Active 2027-12-24 US7647517B2 (en) 2005-05-23 2006-04-14 PCI express system and method of transitioning link state including adjusting threshold idle time according to a requirement of data transmission
US11/429,941 Active 2029-05-03 US7849340B2 (en) 2005-05-23 2006-05-09 Data transmission system and link state managing method thereof using turn-off acknowledgement and electrical idle waiting timeouts
US11/430,122 Active 2028-08-20 US7607029B2 (en) 2005-05-23 2006-05-09 PCI express link state management system and method thereof
US11/432,356 Active 2027-09-05 US7721031B2 (en) 2005-05-23 2006-05-12 PCI express link state management system and method thereof

Country Status (3)

Country Link
US (6) US20060265611A1 (en)
CN (5) CN100373297C (en)
TW (5) TWI311705B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120005506A1 (en) * 2010-06-30 2012-01-05 Jim Walsh Systems and methods for implementing reduced power states
US9292072B2 (en) 2013-01-06 2016-03-22 Via Technologies, Inc. Power management method for an electronic system

Families Citing this family (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10069711B2 (en) * 2006-06-30 2018-09-04 Intel Corporation System and method for link based computing system having automatically adjustable bandwidth and corresponding power consumption
KR100954820B1 (en) * 2007-01-22 2010-04-28 이노베이티브 소닉 리미티드 Method and related apparatus for improving MIMO procedure in a wireless communications system
KR20080074754A (en) * 2007-02-08 2008-08-13 이노베이티브 소닉 리미티드 Method and related apparatus for stopping multi-input multi-output operation in a wireless communications system
CN101123511B (en) * 2007-09-21 2010-06-02 杭州华三通信技术有限公司 A pci quick bus system and its energy management method
US9146892B2 (en) 2007-10-11 2015-09-29 Broadcom Corporation Method and system for improving PCI-E L1 ASPM exit latency
KR101464741B1 (en) * 2007-12-12 2014-11-24 엘지전자 주식회사 Apparatus and Method for controlling Power Management
JP5096905B2 (en) * 2007-12-20 2012-12-12 株式会社日立製作所 Server apparatus and link recovery processing method thereof
US8706924B2 (en) * 2008-08-14 2014-04-22 Via Technologies, Inc. PCI-express data link transmitter employing a plurality of dynamically selectable data transmission priority rules
US8806258B2 (en) * 2008-09-30 2014-08-12 Intel Corporation Platform communication protocol
US8971241B2 (en) * 2008-09-30 2015-03-03 Qualcolmm Incorporated Techniques for supporting relay operation in wireless communication systems
US9203564B2 (en) * 2008-10-20 2015-12-01 Qualcomm Incorporated Data transmission via a relay station in a wireless communication system
JP5272704B2 (en) * 2008-12-17 2013-08-28 富士ゼロックス株式会社 Information transmission system, information transmission device, and information reception device
US8601296B2 (en) * 2008-12-31 2013-12-03 Intel Corporation Downstream device service latency reporting for power management
CN101526846B (en) * 2009-04-29 2011-12-07 成都市华为赛门铁克科技有限公司 Pcie system and control method thereof
US8831666B2 (en) 2009-06-30 2014-09-09 Intel Corporation Link power savings with state retention
US8312187B2 (en) * 2009-09-18 2012-11-13 Oracle America, Inc. Input/output device including a mechanism for transaction layer packet processing in multiple processor systems
CN102075342A (en) * 2009-11-23 2011-05-25 智微科技股份有限公司 Network device and control method thereof
CN102082671A (en) * 2009-11-30 2011-06-01 智微科技股份有限公司 Network device and control method thereof
US20110145655A1 (en) * 2009-12-11 2011-06-16 Mike Erickson Input/output hub to input/output device communication
US9767056B2 (en) 2011-07-06 2017-09-19 Telefonaktiebolaget Lm Ericsson (Publ) Method for controlling transaction exchanges between two integrated circuits
CN102439916B (en) 2011-07-27 2013-10-09 华为技术有限公司 Pci fast channel device, link energy management method and system
CN102662458B (en) * 2012-04-18 2015-07-08 华为技术有限公司 Dynamic energy-saving method and device for PCIE equipment and communication system of PCIE equipment
CN104246652B (en) * 2012-04-24 2018-07-17 英特尔公司 Adaptive low-power link state Access strategy for movable interconnecting link power management
US9117036B2 (en) 2012-09-26 2015-08-25 Ati Technologies Ulc Fast exit from low-power state for bus protocol compatible device
US10216814B2 (en) 2013-05-17 2019-02-26 Oracle International Corporation Supporting combination of flow based ETL and entity relationship based ETL
US9507838B2 (en) * 2013-05-17 2016-11-29 Oracle International Corporation Use of projector and selector component types for ETL map design
GB201309336D0 (en) 2013-05-23 2013-07-10 Protia As Proton conducing ceramic membrage
USRE49652E1 (en) 2013-12-16 2023-09-12 Qualcomm Incorporated Power saving techniques in computing devices
US9535490B2 (en) 2013-12-16 2017-01-03 Qualcomm Incorporated Power saving techniques in computing devices
KR102149679B1 (en) 2014-02-13 2020-08-31 삼성전자주식회사 Data storage device, method thereof, and data processing system including same
US9880601B2 (en) 2014-12-24 2018-01-30 Intel Corporation Method and apparatus to control a link power state
KR20180049340A (en) * 2016-10-31 2018-05-11 삼성전자주식회사 Storage device and link state control method thereof
US11054887B2 (en) * 2017-12-28 2021-07-06 Advanced Micro Devices, Inc. System-wide low power management
US20190250930A1 (en) * 2018-02-12 2019-08-15 Western Digital Technologies, Inc. Method and apparatus for configuring a serial data link
CN108924008A (en) * 2018-07-10 2018-11-30 郑州云海信息技术有限公司 A kind of dual controller data communications method, device, equipment and readable storage medium storing program for executing
US11435813B2 (en) 2018-08-29 2022-09-06 Advanced Micro Devices, Inc. Neural network power management in a multi-GPU system
US10855600B2 (en) * 2018-11-13 2020-12-01 Intel Corporation System, apparatus and method for traffic shaping of data communication via an interconnect
US11073894B2 (en) * 2019-05-24 2021-07-27 Qualcomm Incorporated System power management for peripheral component interconnect express (PCIE)-based devices
US11836101B2 (en) * 2019-11-27 2023-12-05 Intel Corporation Partial link width states for bidirectional multilane links
TWI751501B (en) * 2020-02-25 2022-01-01 宏碁股份有限公司 Control setting method for link state transition and electronic device using the same
US20220066531A1 (en) * 2020-08-27 2022-03-03 Realtek Semiconductor Corp. Docking station for power management
US11763040B2 (en) * 2021-04-07 2023-09-19 Western Digital Technologies, Inc. Enhanced D3-cold and faster recovery

Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4763296A (en) * 1985-07-05 1988-08-09 Motorola, Inc. Watchdog timer
US4872110A (en) * 1987-09-03 1989-10-03 Bull Hn Information Systems Inc. Storage of input/output command timeout and acknowledge responses
US5404546A (en) * 1991-02-14 1995-04-04 Dell Usa BIOS independent power management for portable computer
US5666559A (en) * 1994-04-06 1997-09-09 Advanced Micro Devices Fail-safe communication abort mechanism for parallel ports with selectable NMI or parallel port interrupt
US6076128A (en) * 1998-01-28 2000-06-13 International Business Machines Corp. Data transfer method between buses, bridge devices for interconnecting buses, and data processing system including multiple buses
US6122690A (en) * 1997-06-05 2000-09-19 Mentor Graphics Corporation On-chip bus architecture that is both processor independent and scalable
US20030123486A1 (en) * 2001-12-31 2003-07-03 Globespanvirata Incorporated System and method for utilizing power management functionality between DSL peers
US6694390B1 (en) * 2000-09-11 2004-02-17 Intel Corporation Managing bus transaction dependencies
US20040128576A1 (en) * 2002-12-31 2004-07-01 Michael Gutman Active state link power management
US20040268169A1 (en) * 2003-06-25 2004-12-30 Bashford Patrick R. Method and apparatus of automatic power management control for native command queuing Serial ATA device
US20050086549A1 (en) * 2003-10-15 2005-04-21 Solomon Gary A. Power management over switching fabrics
US20050097378A1 (en) * 2003-07-29 2005-05-05 Hwang Andrew S. Method and system for power management in a gigabit Ethernet chip
US7188263B1 (en) * 2003-05-07 2007-03-06 Nvidia Corporation Method and apparatus for controlling power state of a multi-lane serial bus link having a plurality of state transition detectors wherein powering down all the state transition detectors except one
US7216245B2 (en) * 2003-08-14 2007-05-08 Via Technologies Inc. System and method for determining if power should be suspended to at least one peripheral based on analyzing a power supply mode in a stop grant message
US7287096B2 (en) * 2001-05-19 2007-10-23 Texas Instruments Incorporated Method for robust, flexible reconfiguration of transceive parameters for communication systems
US7337338B2 (en) * 2004-01-16 2008-02-26 Dell Products L.P. Information handling system capable of operation in reduced power states
US7350087B2 (en) * 2003-03-31 2008-03-25 Intel Corporation System and method of message-based power management
US7383457B1 (en) * 2005-03-23 2008-06-03 Apple Inc. Adaptive power-reduction mode
US7469366B1 (en) * 2005-12-13 2008-12-23 Nvidia Corporation Measurement of health statistics for a high-speed interface

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5974558A (en) * 1994-09-02 1999-10-26 Packard Bell Nec Resume on pen contact
US5740454A (en) * 1995-12-20 1998-04-14 Compaq Computer Corporation Circuit for setting computer system bus signals to predetermined states in low power mode
US6131167A (en) * 1997-12-31 2000-10-10 Intel Corporation Method and apparatus to reduce power consumption on a bus
US6608729B1 (en) * 1999-08-25 2003-08-19 Seagate Technology Llc Intelligent power management of disc drives
US7047428B2 (en) * 2002-01-03 2006-05-16 Broadcom Corporation Method and apparatus for performing wake on LAN power management
US6959395B2 (en) * 2002-06-26 2005-10-25 Broadcom Corporation Method and apparatus for the conditional enablement of PCI power management
US7185212B2 (en) * 2003-07-21 2007-02-27 Silicon Integrated Systems Corp. Method for PCI express power management using a PCI PM mechanism in a computer system
CN1246751C (en) * 2003-09-09 2006-03-22 威盛电子股份有限公司 Computer system with power management and its method
CN100527725C (en) * 2004-03-05 2009-08-12 威盛电子股份有限公司 Method for regulating power consuming of network interface

Patent Citations (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4763296A (en) * 1985-07-05 1988-08-09 Motorola, Inc. Watchdog timer
US4872110A (en) * 1987-09-03 1989-10-03 Bull Hn Information Systems Inc. Storage of input/output command timeout and acknowledge responses
US5404546A (en) * 1991-02-14 1995-04-04 Dell Usa BIOS independent power management for portable computer
US5666559A (en) * 1994-04-06 1997-09-09 Advanced Micro Devices Fail-safe communication abort mechanism for parallel ports with selectable NMI or parallel port interrupt
US6122690A (en) * 1997-06-05 2000-09-19 Mentor Graphics Corporation On-chip bus architecture that is both processor independent and scalable
US6076128A (en) * 1998-01-28 2000-06-13 International Business Machines Corp. Data transfer method between buses, bridge devices for interconnecting buses, and data processing system including multiple buses
US6694390B1 (en) * 2000-09-11 2004-02-17 Intel Corporation Managing bus transaction dependencies
US7287096B2 (en) * 2001-05-19 2007-10-23 Texas Instruments Incorporated Method for robust, flexible reconfiguration of transceive parameters for communication systems
US20030123486A1 (en) * 2001-12-31 2003-07-03 Globespanvirata Incorporated System and method for utilizing power management functionality between DSL peers
US20040128576A1 (en) * 2002-12-31 2004-07-01 Michael Gutman Active state link power management
US7350087B2 (en) * 2003-03-31 2008-03-25 Intel Corporation System and method of message-based power management
US7188263B1 (en) * 2003-05-07 2007-03-06 Nvidia Corporation Method and apparatus for controlling power state of a multi-lane serial bus link having a plurality of state transition detectors wherein powering down all the state transition detectors except one
US20040268169A1 (en) * 2003-06-25 2004-12-30 Bashford Patrick R. Method and apparatus of automatic power management control for native command queuing Serial ATA device
US20050097378A1 (en) * 2003-07-29 2005-05-05 Hwang Andrew S. Method and system for power management in a gigabit Ethernet chip
US7216245B2 (en) * 2003-08-14 2007-05-08 Via Technologies Inc. System and method for determining if power should be suspended to at least one peripheral based on analyzing a power supply mode in a stop grant message
US20050086549A1 (en) * 2003-10-15 2005-04-21 Solomon Gary A. Power management over switching fabrics
US7320080B2 (en) * 2003-10-15 2008-01-15 Intel Corporation Power management over switching fabrics
US7337338B2 (en) * 2004-01-16 2008-02-26 Dell Products L.P. Information handling system capable of operation in reduced power states
US7383457B1 (en) * 2005-03-23 2008-06-03 Apple Inc. Adaptive power-reduction mode
US7469366B1 (en) * 2005-12-13 2008-12-23 Nvidia Corporation Measurement of health statistics for a high-speed interface

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120005506A1 (en) * 2010-06-30 2012-01-05 Jim Walsh Systems and methods for implementing reduced power states
US8407504B2 (en) * 2010-06-30 2013-03-26 Intel Corporation Systems and methods for implementing reduced power states
US9501125B2 (en) 2010-06-30 2016-11-22 Intel Corporation Systems and methods for implementing reduced power states
US9292072B2 (en) 2013-01-06 2016-03-22 Via Technologies, Inc. Power management method for an electronic system

Also Published As

Publication number Publication date
TWI298839B (en) 2008-07-11
US20060265611A1 (en) 2006-11-23
CN1811664A (en) 2006-08-02
US20060271651A1 (en) 2006-11-30
US7849340B2 (en) 2010-12-07
TW200641620A (en) 2006-12-01
US20060271649A1 (en) 2006-11-30
TWI311705B (en) 2009-07-01
CN100373297C (en) 2008-03-05
CN100373298C (en) 2008-03-05
TW200641623A (en) 2006-12-01
US20060265612A1 (en) 2006-11-23
CN1763694A (en) 2006-04-26
CN100407107C (en) 2008-07-30
CN1841269A (en) 2006-10-04
TW200641595A (en) 2006-12-01
US20060262839A1 (en) 2006-11-23
TWI295769B (en) 2008-04-11
TWI308695B (en) 2009-04-11
US7647517B2 (en) 2010-01-12
US7607029B2 (en) 2009-10-20
CN1763696A (en) 2006-04-26
TW200641596A (en) 2006-12-01
US7721031B2 (en) 2010-05-18
TWI325536B (en) 2010-06-01
CN100353285C (en) 2007-12-05
TW200641617A (en) 2006-12-01
CN100390707C (en) 2008-05-28
CN1766799A (en) 2006-05-03

Similar Documents

Publication Publication Date Title
US20100115311A1 (en) PCI Express System and Method of Transiting Link State Thereof
US10185385B2 (en) Method and apparatus to reduce idle link power in a platform
JP3570762B2 (en) System, serial communication circuit, and power management method for asynchronous transceiver circuit
US9213393B2 (en) Power management of low power link states
US20090100278A1 (en) Method and Apparatus for Managing Power Consumption Relating to a Differential Serial Communication Link
US6446215B1 (en) Method and apparatus for controlling power management state transitions between devices connected via a clock forwarded interface
US20030135676A1 (en) Low-power bus interface
US20230106072A1 (en) Using dynamic bursts to support frequency-agile memory interfaces
JP2012190283A (en) Information processor, method for controlling the same, and program
KR100737549B1 (en) An apparatus and method for address bus power control
EP1242897B1 (en) Method and apparatus for differential strobing in a communications bus

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION