US20100087041A1 - Semiconductor device fabrication method - Google Patents
Semiconductor device fabrication method Download PDFInfo
- Publication number
- US20100087041A1 US20100087041A1 US12/591,826 US59182609A US2010087041A1 US 20100087041 A1 US20100087041 A1 US 20100087041A1 US 59182609 A US59182609 A US 59182609A US 2010087041 A1 US2010087041 A1 US 2010087041A1
- Authority
- US
- United States
- Prior art keywords
- insulating film
- film
- semiconductor substrate
- teos
- annealing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 32
- 238000005389 semiconductor device fabrication Methods 0.000 title claims abstract description 8
- 239000004065 semiconductor Substances 0.000 claims abstract description 59
- 238000000137 annealing Methods 0.000 claims abstract description 58
- 239000000758 substrate Substances 0.000 claims abstract description 58
- 230000004048 modification Effects 0.000 claims abstract description 39
- 238000012986 modification Methods 0.000 claims abstract description 39
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims description 25
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 19
- 239000001301 oxygen Substances 0.000 claims description 19
- 229910052760 oxygen Inorganic materials 0.000 claims description 19
- 239000007789 gas Substances 0.000 claims description 18
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 14
- 229910052710 silicon Inorganic materials 0.000 claims description 14
- 239000010703 silicon Substances 0.000 claims description 14
- 229910052757 nitrogen Inorganic materials 0.000 claims description 8
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen(.) Chemical compound [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 claims description 8
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 5
- 239000012535 impurity Substances 0.000 claims description 4
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 105
- 239000010410 layer Substances 0.000 description 38
- 238000000151 deposition Methods 0.000 description 37
- 230000008021 deposition Effects 0.000 description 37
- 230000015654 memory Effects 0.000 description 37
- 238000010521 absorption reaction Methods 0.000 description 24
- 238000004519 manufacturing process Methods 0.000 description 21
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 19
- 229920005591 polysilicon Polymers 0.000 description 19
- 230000000052 comparative effect Effects 0.000 description 15
- 238000002955 isolation Methods 0.000 description 13
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 11
- 239000000463 material Substances 0.000 description 11
- 229910052814 silicon oxide Inorganic materials 0.000 description 11
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 description 7
- 229910001882 dioxygen Inorganic materials 0.000 description 7
- 238000010893 electron trap Methods 0.000 description 7
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 7
- 229910052581 Si3N4 Inorganic materials 0.000 description 6
- 239000011229 interlayer Substances 0.000 description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 6
- 230000006866 deterioration Effects 0.000 description 5
- 230000000694 effects Effects 0.000 description 5
- 239000000203 mixture Substances 0.000 description 5
- 230000003647 oxidation Effects 0.000 description 5
- 238000007254 oxidation reaction Methods 0.000 description 5
- 230000001590 oxidative effect Effects 0.000 description 5
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 4
- 239000005380 borophosphosilicate glass Substances 0.000 description 4
- 239000011248 coating agent Substances 0.000 description 4
- 238000000576 coating method Methods 0.000 description 4
- 239000003085 diluting agent Substances 0.000 description 4
- 239000005360 phosphosilicate glass Substances 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- 239000000126 substance Substances 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 229910001873 dinitrogen Inorganic materials 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 239000007788 liquid Substances 0.000 description 3
- 238000001459 lithography Methods 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 229920001709 polysilazane Polymers 0.000 description 3
- 230000005855 radiation Effects 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 2
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000011068 loading method Methods 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 239000000243 solution Substances 0.000 description 2
- AYHOQSGNVUZKJA-UHFFFAOYSA-N [B+3].[B+3].[B+3].[B+3].[O-][Si]([O-])([O-])[O-].[O-][Si]([O-])([O-])[O-].[O-][Si]([O-])([O-])[O-] Chemical compound [B+3].[B+3].[B+3].[B+3].[O-][Si]([O-])([O-])[O-].[O-][Si]([O-])([O-])[O-].[O-][Si]([O-])([O-])[O-] AYHOQSGNVUZKJA-UHFFFAOYSA-N 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000007865 diluting Methods 0.000 description 1
- 238000010790 dilution Methods 0.000 description 1
- 239000012895 dilution Substances 0.000 description 1
- 239000001307 helium Substances 0.000 description 1
- 229910052734 helium Inorganic materials 0.000 description 1
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 1
- 230000001678 irradiating effect Effects 0.000 description 1
- 229910052743 krypton Inorganic materials 0.000 description 1
- DNNSSWSSYDEUBZ-UHFFFAOYSA-N krypton atom Chemical compound [Kr] DNNSSWSSYDEUBZ-UHFFFAOYSA-N 0.000 description 1
- 229910052754 neon Inorganic materials 0.000 description 1
- GKAOGPIIYCISHV-UHFFFAOYSA-N neon atom Chemical compound [Ne] GKAOGPIIYCISHV-UHFFFAOYSA-N 0.000 description 1
- 230000007935 neutral effect Effects 0.000 description 1
- 238000005121 nitriding Methods 0.000 description 1
- -1 oxygen ion Chemical class 0.000 description 1
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 239000005368 silicate glass Substances 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 229910052724 xenon Inorganic materials 0.000 description 1
- FHNFHKCVQCLJFQ-UHFFFAOYSA-N xenon atom Chemical compound [Xe] FHNFHKCVQCLJFQ-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
- H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/41—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region of a memory region comprising a cell select transistor, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to a semiconductor device fabrication method.
- a NAND flash memory has been developed as a nonvolatile semiconductor memory.
- a memory cell transistor of this NAND flash memory has a structure in which a floating gate electrode formed on a semiconductor substrate via a tunnel insulating film and a control gate electrode formed on this floating gate electrode via an inter-electrode insulating film are stacked.
- the NAND flash memory is formed by arranging memory cell transistors in a matrix. Between memory cell transistors adjacent to each other in a bit line direction, an inter-cell embedded insulating film is formed and embedded in slits (gaps) formed between these adjacent memory cell transistors.
- a silicon nitride film is used as this inter-cell embedded insulating film. Since, however, the silicon nitride film has a high relative dielectric constant, the influence of a floating capacitance between memory cell transistors increases as the cell size decreases.
- a reference concerning an inter-cell embedded insulating film formation method is as follows.
- Reference 1 Japanese Patent Laid-Open No. 4-286321
- a semiconductor device fabrication method comprising:
- a semiconductor device fabrication method comprising:
- a semiconductor device fabrication method comprising:
- FIGS. 1A and 1B are longitudinal sectional views each showing the sectional structure of elements in a predetermined step of a method of fabricating a NAND flash memory according to the first embodiment of the present invention
- FIGS. 2A and 2B are longitudinal sectional views each showing the sectional structure of elements in a predetermined step of the method of fabricating the NAND flash memory;
- FIGS. 3A and 3B are longitudinal sectional views each showing the sectional structure of elements in a predetermined step of the method of fabricating the NAND flash memory;
- FIGS. 4A and 4B are longitudinal sectional views each showing the sectional structure of elements in a predetermined step of the method of fabricating the NAND flash memory;
- FIGS. 5A and 5B are longitudinal sectional views each showing the sectional structure of elements in a predetermined step of the method of fabricating the NAND flash memory
- FIGS. 6A and 6B are longitudinal sectional views each showing the sectional structure of elements in a predetermined step of the method of fabricating the NAND flash memory
- FIG. 7 is a block diagram showing the arrangement of a batch type deposition/modification apparatus and annealing apparatus
- FIGS. 8A and 8B are longitudinal sectional views showing the sectional structure of a memory cell transistor according to the first embodiment of the present invention and that of a memory cell transistor of a comparative example;
- FIGS. 9A and 9B are longitudinal sectional views showing the sectional structure of a memory cell transistor according to the first embodiment of the present invention and that of a memory cell transistor of a comparative example;
- FIG. 10 is a graph showing the electron trap amount in a tunnel insulating film in each of the embodiment and comparative example.
- FIG. 11 is a block diagram showing the arrangement of a single-wafer deposition/modification apparatus and annealing apparatus
- FIG. 12 is a longitudinal sectional view showing the sectional structure of elements in a predetermined step of a method of fabricating a MOSFET according to the second embodiment of the present invention.
- FIG. 13 is a longitudinal sectional view showing the sectional structure of elements in a predetermined step of a method of fabricating a MOSFET according to the second embodiment
- FIG. 14 is a longitudinal sectional view showing the sectional structure of elements in a predetermined step of a method of fabricating a MOSFET according to the second embodiment
- FIG. 15 is a longitudinal sectional view showing the sectional structure of elements in a predetermined step of a method of fabricating a MOSFET according to the second embodiment
- FIG. 16 is a longitudinal sectional view showing the sectional structure of elements in a predetermined step of a method of fabricating a MOSFET according to the second embodiment
- FIGS. 17A and 17B are longitudinal sectional views showing the sectional structure of the MOSFET according to the second embodiment of the present invention and that of a MOSFET of a comparative example;
- FIGS. 18A and 18B are longitudinal sectional views each showing the sectional structure of elements in a predetermined step of a method of fabricating a NAND flash memory according to another embodiment of the present invention.
- FIGS. 19A and 19B are longitudinal sectional views each showing the sectional structure of elements in a predetermined step of the method of fabricating the NAND flash memory
- FIG. 20 is a longitudinal sectional view showing the sectional structure of elements in a predetermined step of a method of fabricating a MOSFET according to still another embodiment of the present invention.
- FIG. 21 is a longitudinal sectional view showing the sectional structure of elements in a predetermined step of the method of fabricating the MOSFET.
- FIGS. 1A to 6B show a method of fabricating a memory cell transistor of a NAND flash memory according to the first embodiment of the present invention.
- each of FIGS. 1A , 2 A, 3 A, 4 A, and 5 A is a longitudinal sectional view, cut along a bit line, of elements in a predetermined step
- each of FIGS. 1B , 2 B, 3 B, 4 B, and 5 B is a longitudinal sectional view, cut along a word line, of elements in a predetermined step.
- a silicon oxynitride film (SiON) film 20 about 10 nm thick serving as a tunnel insulating film is formed by thermal oxidation and thermal nitriding on a semiconductor substrate 10 into which a predetermined impurity is doped.
- a polysilicon layer 30 about 150 nm thick serving as a floating gate electrode and a stopper film 40 are sequentially deposited by low-pressure CVD (Chemical Vapor Deposition), and a mask material 50 is formed by coating.
- the mask material 50 , stopper film 40 , polysilicon layer 30 , and silicon oxynitride (SiON) film 20 are sequentially patterned by lithography and RIE (Reactive Ion Etching).
- the mask material 50 is used as a mask to etch the semiconductor substrate 10 , thereby forming an element isolation trench 60 about 150 nm deep from the surface of the semiconductor substrate 10 .
- a silicon oxide film (not shown) about 5 nm thick is formed in an exposed region of the semiconductor substrate 10 by thermal oxidation.
- the semiconductor substrate 10 is loaded into a batch type deposition/modification apparatus 70 shown in FIG. 7 which is a processing chamber having a single processing vessel and is called a furnace.
- a TEOS film 80 about 400 nm thick serving as an element isolation insulating film is deposited by plasma CVD at a temperature of 650° C. on all the surfaces of the semiconductor substrate 10 and mask material 50 so as to be embedded in the element isolation trench 60 .
- the deposition/modification apparatus 70 has an exhausting mechanism and gas supply source (neither is shown), and can form a desired ambient by using them.
- the TEOS film 80 is deposited as an element isolation insulating film.
- a silicon oxide film such as HTO (High Temperature Oxide), BPSG (Borophosphosilicate Glass), PSG (Phosphosilicate Glass), or BSG (Boron-Silicate Glass).
- An insulating film such as polysilazane may also be formed by coating.
- the TEOS film 80 When the TEOS film 80 is used as an element isolation insulating film as in this embodiment, the TEOS film 80 must be densified by annealing at a high temperature in order to improve the reliability of the TEOS film 80 as an element isolation insulating film.
- the deposition/modification apparatus 70 in which the TEOS film 80 is deposited cannot perform any high-temperature annealing. Therefore, it is necessary to once remove the semiconductor substrate 10 from the deposition/modification apparatus 70 , load the semiconductor substrate 10 into an annealing apparatus 90 shown in FIG. 7 which can perform high-temperature annealing, and density the TEOS film 80 by high-temperature annealing in the annealing apparatus 90 .
- the TEOS film 80 absorbs water, i.e., causes moisture absorption.
- the absorbed water diffuses into the silicon oxynitride (SiON) film 20 serving as a tunnel insulating film, and deteriorates the reliability of this tunnel insulating film.
- the TEOS film 80 is modified, e.g., densified by annealing in a nitrogen ambient at a temperature of, e.g., 800° C. for 60 min, to such an extent that the TEOS film 80 does not absorb water when the semiconductor substrate 10 is exposed to the atmosphere.
- the temperature of this annealing is desirably higher than the temperature when the TEOS film 80 is deposited, but the densifying effect can be obtained even at the same temperature as when the TEOS film 80 is deposited if annealing is performed for 30 min or more. Annealing may also be performed in an oxidizing ambient, and the annealing time may also be about 30 min.
- the semiconductor substrate 10 is removed from the deposition/modification apparatus 70 , and loaded into the annealing apparatus 90 shown in FIG. 7 . Although the semiconductor substrate 10 is exposed to the atmosphere during this transfer, moisture absorption by the TEOS film 80 can be suppressed.
- the TEOS film 80 is annealed in an oxidizing ambient at, e.g., about 1,035° C. which is higher than the temperature of annealing for suppressing moisture absorption by the TEOS film 80 , without performing any liquid chemical treatment for avoiding moisture absorption by the TEOS film 80 , thereby densifying the TEOS film 80 to such an extent that the TEOS film 80 can ensure the reliability as an element isolation insulating film.
- the semiconductor substrate 10 is removed from the annealing apparatus 90 .
- CMP Chemical Mechanical Polishing
- a phosphoric acid solution is used to etch away the exposed stopper film 40 , and a predetermined amount of the surface portion of the TEOS film 80 is removed by etching using a dilute hydrofluoric acid solution, thereby exposing side surfaces 30 A of the polysilicon layer 30 by about 70 nm.
- an ONO film (a stacked film in which a silicon oxide film, silicon nitride film, and silicon oxide film are stacked) about 15 nm thick serving as an inter-electrode insulating film is deposited on all the surfaces of the TEOS film 80 and polysilicon layer 30 by low-pressure CVD.
- low-pressure CVD is performed to deposit a conductive layer 110 about 100 nm thick which serves as a control gate electrode and has a two-layered structure including, e.g., a polysilicon layer and tungsten (W) silicide layer, and to deposit a mask material 120 .
- the mask material 120 , conductive layer 110 , ONO film 100 , polysilicon layer 30 , and silicon oxynitride (SiON) film 20 are sequentially patterned by lithography and RIE, thereby forming a slit 130 .
- a gate electrode in which a floating gate electrode made of the polysilicon layer 30 and a control gate electrode made of the conductive layer 110 are stacked is formed.
- a silicon oxide film 140 serving as an electrode sidewall insulating film is formed by thermal oxidation and low-pressure CVD on the exposed surfaces of the semiconductor substrate 10 , silicon oxynitride (SiON) film 20 , polysilicon layer 30 , ONO film 100 , conductive layer 110 , and mask material 120 .
- a source region 150 A and drain region 150 B are formed by ion implantation
- a silicon oxide film having a relative dielectric constant lower than that of a silicon nitride film is used as an inter-cell embedded insulating film.
- a silicon oxide film readily absorbs water, i.e., has moisture absorption. This poses the problem that a silicon oxide film absorbs water during the fabrication process, and the absorbed water diffuses into a tunnel insulating film and inter-electrode insulating film and deteriorates the reliability of the tunnel insulating film or inter-electrode insulating film.
- the semiconductor substrate 10 is loaded into the batch type deposition/modification apparatus 70 called a furnace shown in FIG. 7 .
- a TEOS film 160 about 20 nm thick serving as an inter-cell embedded insulating film is deposited on the entire surface of the silicon oxide film 140 so as to be embedded in the slit 130 by low-pressure CVD at a temperature of 650° C.
- the TEOS film 160 is deposited as an inter-cell embedded insulating film.
- a silicon oxide film such as HTO, BPSG, PSG, or BSG.
- An insulating film such as polysilazane may also be formed by coating.
- the TEOS film 160 is modified, e.g., densified by annealing in a nitrogen ambient at a temperature of, e.g., 800° C. for 60 min, to such an extent that the TEOS film 160 does not absorb water when the semiconductor substrate 10 is exposed to the atmosphere.
- the temperature of this annealing is desirably higher than the temperature when the TEOS film 160 is deposited, but the densifying effect can be obtained even at the same temperature as when the TEOS film 160 is deposited if annealing is performed for 30 min or more. Annealing may also be performed in an oxidizing ambient, and the annealing time may also be about 30 min.
- the semiconductor substrate 10 is removed from the deposition/modification apparatus 70 , and loaded into the annealing apparatus 90 shown in FIG. 7 . Although the semiconductor substrate 10 is exposed to the atmosphere during this transfer, moisture absorption by the TEOS film 160 can be suppressed.
- the TEOS film 160 is annealed in an oxidizing ambient at, e.g., about 1,035° C. which is higher than the temperature of annealing for suppressing moisture absorption by the TEOS film 160 , without performing any liquid chemical treatment for avoiding moisture absorption by the TEOS film 160 , thereby densifying the TEOS film 160 to such an extent that the TEOS film 160 can ensure the reliability as an element isolation insulating film.
- the semiconductor substrate 10 is removed from the annealing apparatus 90 .
- the TEOS film 160 is deposited with a large film thickness, the TEOS film 160 cannot be well densified, so the TEOS film 160 must be separately deposited and annealed twice. In this embodiment, therefore, the TEOS film 160 is so deposited as to be embedded in the slit 130 and have a desired film thickness, and the annealing described above is performed again.
- the first deposition film thickness of the TEOS film 160 is desirably 3 to 30 nm.
- a silicon nitride film 170 serving as an interlayer dielectric film is deposited on the entire surface of the TEOS film 160 by low-pressure CVD.
- interconnecting layers (not shown) and the like are formed to fabricate the memory cell transistor of the NAND flash memory.
- FIG. 6A shows the longitudinal section when a NAND flash memory 200 in which memory cell transistors MC fabricated by the above method are arranged in a matrix is cut along a bit line BL.
- FIG. 6B shows the circuit diagram, which corresponds to the longitudinal section shown in FIG. 6A , of the NAND flash memory 200 .
- the source regions 150 A and drain regions 150 B of a plurality of memory cell transistors MC are connected in series between two selection transistors (not shown), one of these selection transistors is connected to the bit line BL, and the other is connected to a source line (not shown). Also, a word line WL is connected to the control gate electrode made of the conductive layer 110 of each memory cell transistor MC.
- the NAND flash memory 200 is fabricated as a flash memory.
- any of various flash memories e.g., NOR and AND flash memories, having a structure in which a floating gate electrode and control gate electrode are stacked.
- NOR and AND flash memories having a structure in which a floating gate electrode and control gate electrode are stacked.
- a structure including three or more stacked layers each made up of an insulating film and gate electrode may also be formed.
- FIG. 8A shows the arrangement of elements when a TEOS film 80 serving as an element isolation insulating film is deposited, densified, and further densified after being exposed to the atmosphere by the fabrication method according to this embodiment.
- FIG. 8B shows the arrangement of elements, as a comparative example, when a TEOS film 210 is deposited and densified not before but after being exposed to the atmosphere.
- the TEOS film 210 When the TEOS film 210 is exposed to the atmosphere after being deposited as in the comparative example, the TEOS film 210 absorbs water. The absorbed water diffuses (arrows A 10 in FIG. 8B ) into a silicon oxynitride (SiON) film 20 serving as a tunnel insulating film, and deteriorates the reliability of this tunnel insulating film.
- SiON silicon oxynitride
- the TEOS film 80 is densified after being deposited and before being exposed to the atmosphere. This makes it possible to suppress moisture absorption even when the TEOS film 80 is exposed to the atmosphere. Accordingly, unlike in the comparative example, it is possible to prevent diffusion of the absorbed water into the silicon oxynitride film (SiON) film 20 serving as a tunnel insulating film, and suppress deterioration of the reliability of this tunnel insulating film.
- SiON silicon oxynitride film
- FIG. 9A shows the arrangement of elements when a TEOS film 160 serving as an inter-cell embedded insulating film is deposited, densified, and further densified after being exposed to the atmosphere by the fabrication method according to this embodiment.
- FIG. 9B shows the arrangement of elements, as a comparative example, when a TEOS film 220 is deposited and densified not before but after being exposed to the atmosphere.
- the TEOS film 220 When the TEOS film 220 is exposed to the atmosphere after being deposited as in the comparative example, the TEOS film 220 absorbs water. The absorbed water diffuses (arrows A 20 and A 30 in FIG. 9B ) into a silicon oxynitride (SiON) film 20 serving as a tunnel insulating film and an ONO film 100 serving as an inter-electrode insulating film, and deteriorates the reliability of these tunnel insulating film and inter-electrode insulating film.
- SiON silicon oxynitride
- the TEOS film 160 is densified after being deposited and before being exposed to the atmosphere. This makes it possible to suppress moisture absorption even when the TEOS film 160 is exposed to the atmosphere. Accordingly, unlike in the comparative example, it is possible to prevent diffusion of the absorbed water into the silicon oxynitride film (SiON) film 20 serving as a tunnel insulating film and the ONO film 100 serving as an inter-electrode insulating film, and suppress deterioration of the reliability of these tunnel insulating film and inter-electrode insulating film.
- SiON silicon oxynitride film
- the thickness of the TEOS film 160 becomes larger than that when the TEOS film and silicon nitride film are embedded in the slit 130 . Therefore, if the TEOS film 160 absorbs water, the amount of absorbed water increases. This also increases the amount of absorbed water which diffuses into the tunnel insulating film and inter-electrode insulating film.
- this embodiment can suppress moisture absorption by the TEOS film 160 . Therefore, even when the thickness of the TEOS film 160 increases, this does not increase the amount of absorbed water which diffuses into the tunnel insulating film and inter-electrode insulating film.
- the absorbed water does not easily escape to the outside, and readily causes oxidation on the bottom surface and side surfaces when the densifying process is performed. This may worsen the controllability of the film thickness of the tunnel insulating film or inter-electrode insulating film.
- peripheral transistors transistors of peripheral circuits which drive the memory cell transistors MC
- an impurity is implanted after the TEOS film 160 is deposited
- oxidation by the absorbed water lowers the controllability of the thickness of an insulating film, or causes variations of the transistor characteristics.
- this embodiment can suppress the lowering of the film thickness controllability and the variations of the transistor characteristics.
- FIG. 10 shows an electron trap amount produced in a tunnel insulating film when a predetermined voltage is applied to the tunnel insulating film in each of the comparative example and this embodiment.
- An electron trap is a defective portion, called a dangling bond, which captures an electron.
- the ordinate in FIG. 10 indicates the produced amount of electron traps by the voltage value. Since the electron trap fluctuates the gate threshold voltage, the electron trap amount is desirably as small as possible.
- this embodiment can make the electron trap amount produced in the tunnel insulating film smaller than that in the comparative example, and thereby suppress deterioration of the reliability of the tunnel insulating film.
- the memory cell transistor fabrication method according to this embodiment can be applied to generations having a cell size of 100 nm or less.
- annealing When annealing is executed at, e.g., 1,000° C. or more in the deposition/modification apparatus 70 , it takes a long time to raise the temperature, and this applies a large thermal load on the semiconductor substrate 10 . Therefore, when an insulating film is deposited by the deposition/modification apparatus 70 as in the first embodiment described above, the limitation on the processing temperature of the deposition/modification apparatus 70 makes it impossible to perform high-temperature annealing at 1,000° C. or more. Accordingly, annealing performed in the same closed apparatus as in this embodiment is very useful.
- the first embodiment described above is merely an example, and hence does not limit the present invention.
- the TEOS films 80 and 160 are deposited, and annealing is performed to suppress moisture absorption by the TEOS films 80 and 160 .
- a transfer chamber 310 is placed near the central portion of the deposition/modification apparatus 300 as a processing chamber called a cluster chamber.
- a loading chamber 320 , an unloading chamber 330 , a deposition chamber 340 as a processing vessel, and an annealing chamber 350 as another processing vessel are arranged around the transfer chamber 310 .
- a transfer mechanism 360 which is an arm or the like is placed near the central portion of the transfer chamber 300 , and transfers the semiconductor substrate 10 between the chambers 320 , 330 , 340 , and 350 .
- the transfer chamber 310 has an exhausting mechanism and gas supply source (neither is shown), and a desired ambient is formed in the transfer chamber 310 by using them. In this manner, the semiconductor substrate 10 can be transferred to a desired chamber without being exposed to the atmosphere.
- the transfer mechanism 360 of the transfer chamber 310 transfers the semiconductor substrate 10 loaded from the loading chamber 320 to the deposition chamber 340 , and an TEOS film 80 or 160 is deposited in the deposition chamber 340 .
- the semiconductor substrate 10 is transferred from the deposition chamber 340 to the annealing chamber 350 via the transfer chamber 310 .
- the TEOS film 80 or 160 is densified by annealing to such an extent that moisture absorption by the TEOS film 80 or 160 can be suppressed.
- the semiconductor substrate 10 is transferred from the annealing chamber 350 to the unloading chamber 330 via the transfer chamber 360 , and thereby removed from the deposition/modification apparatus 300 .
- the semiconductor substrate 10 is loaded into an annealing apparatus 370 shown in FIG. 13 .
- the semiconductor substrate 10 is exposed to the atmosphere during this transfer as in the above first embodiment, moisture absorption by the TEOS film 80 or 160 can be suppressed.
- the TEOS film 80 or 160 is densified by annealing at a high temperature to such an extent that the TEOS film 80 or 160 can assure the reliability as an element isolation insulating film or inter-cell embedded insulating film.
- FIGS. 12 to 16 show a method of fabricating a MOSFET according to the second embodiment of the present invention.
- element isolation insulating films 410 A and 410 B are formed on a semiconductor substrate 400 , and a native oxide film formed on the semiconductor substrate 400 is removed by cleaning using dilute hydrofluoric acid.
- an insulating film 420 serving as a gate insulating film is formed on the surface of the semiconductor substrate 400 .
- a polysilicon layer 430 serving as a gate electrode is deposited on the insulating film 420 by low-pressure CVD.
- the polysilicon layer 430 and insulating film 420 are sequentially patterned by lithography and RIE, thereby forming a gate insulating film made of the insulating film 420 and a gate electrode made of the polysilicon layer 430 .
- a source region 440 A and drain region 440 B are formed by ion implantation.
- the semiconductor substrate 400 is loaded into a batch type deposition/modification apparatus 70 shown in FIG. 7 which is a processing chamber having a single processing vessel and is called a furnace.
- a TEOS film 450 serving as an interlayer dielectric film is deposited on the semiconductor substrate 400 and polysilicon layer 430 at a temperature of 650° C. to 700° C.
- the deposition/modification apparatus 70 has an exhausting mechanism and gas supply source (neither is shown), and can form a desired ambient by using them.
- the TEOS film 450 is deposited as an interlayer dielectric film.
- a silicon oxide film such as HTO, BPSG, PSG, or BSG.
- An insulating film such as polysilazane may also be formed by coating.
- the TEOS film 450 is modified, e.g., densified by annealing in a nitrogen ambient at a temperature of, e.g., 800° C., to such an extent that the TEOS film 450 does not absorb water when the semiconductor substrate 400 is exposed to the atmosphere.
- the temperature of this annealing need only be, e.g., 700° C. to 900° C. which is higher than the temperature when the TEOS film 450 is deposited.
- the temperature is desirably as high as possible because the densifying effect increases.
- Annealing may also be performed in an oxidizing ambient.
- the semiconductor substrate 400 is removed from the deposition/modification apparatus 70 , and loaded into an annealing apparatus 90 shown in FIG. 7 .
- the semiconductor substrate 400 is exposed to the atmosphere during this transfer, it is possible to suppress the TEOS film 450 from absorbing water, i.e., suppress moisture absorption by the TEOS film 450 .
- the TEOS film 450 is annealed at, e.g., about 1,035° C. which is higher than the temperature of annealing for suppressing moisture absorption by the TEOS film 450 , without performing any liquid chemical treatment, thereby densifying the TEOS film 450 to such an extent that the TEOS film 450 can assure the reliability as an interlayer dielectric film.
- the semiconductor substrate 400 is removed from the annealing apparatus 90 .
- Interconnecting layers (not shown) and the like are then formed to fabricate a MOSFET 500 .
- FIG. 17A shows the structure of the MOSFET 500 according to this embodiment.
- FIG. 17B shows the structure of a MOSFET 510 as a comparative example in which a TEOS film 520 is not densified after being deposited, but densified after being exposed to the atmosphere.
- the TEOS film 520 When the TEOS film 520 is exposed to the atmosphere after being deposited as in the comparative example, the TEOS film 520 absorbs water. This adsorbed water diffuses (arrows A 40 in FIG. 17B ) into an insulating film 420 serving as a gate insulating film, and deteriorates the reliability of this gate insulating film, e.g., deteriorates the hot carrier resistance (the property which suppresses the formation of defects by hot carriers) of the gate insulating film.
- the hot carrier resistance the property which suppresses the formation of defects by hot carriers
- the TEOS film 450 is densified after being deposited and before being exposed to the atmosphere, so moisture absorption can be suppressed even when the TEOS film 450 is exposed to the atmosphere. Accordingly, unlike in the comparative example, no absorbed water diffuses into the insulating film 420 serving as a gate insulating film, so deterioration of the reliability of the gate insulating film can be suppressed.
- the second embodiment described above is merely an example, and hence does not limit the present invention.
- the TEOS film 450 is deposited, and annealing is performed to suppress moisture absorption by the TEOS film 450 .
- the TEOS film 450 is deposited and densified to such an extent that moisture absorption by the TEOS film 450 can be suppressed.
- the semiconductor substrate 400 is removed from the deposition/modification apparatus 300 , and loaded into an annealing apparatus 370 shown in FIG. 11 . Although the semiconductor substrate 400 is exposed to the atmosphere during this transfer, moisture absorption by the TEOS film 450 can be suppressed.
- the TEOS film 450 is densified by annealing at a high temperature to such an extent that the TEOS film 450 can assure the reliability as an interlayer dielectric film.
- oxygen radical processing may also be performed at a temperature of 400° C. as the modification process of suppressing moisture absorption by the TEOS films 80 , 160 , and 450 .
- the temperature need only range from room temperature to 900° C., the temperature is desirably as high as possible because the modification effect improves.
- the oxygen radical is, e.g., neutral atomic oxygen or excited molecular oxygen, and is generated by changing a gas mixture, which is obtained by diluting oxygen gas to 1% to 10% with argon gas, into plasma by microwaves.
- the TEOS films 80 , 160 , and 450 are modified by oxygen radical processing which causes the TEOS films 80 , 160 , and 450 to absorb this oxygen radical.
- this oxygen radical processing may also be performed in an ambient in which the oxygen radical and oxygen ion are mixed. It is also possible to dilute oxygen gas with any of various diluent gases such as helium, neon, krypton, and xenon. Furthermore, the ratio of oxygen gas may also be increased by reducing the amount diluted by the diluent gas, or the ratio of oxygen gas may also be set at 100% without any dilution by the diluent gas.
- hydrogen gas may also be added to the gas mixture, the addition amount is preferably as low as 1% to 10%.
- the gas mixture may also be changed into plasma by a high frequency, NO gas, or N 2 O gas, instead of microwaves.
- the oxygen radical may also be generated by the reaction of oxygen gas with hydrogen gas.
- Nitrogen radical processing may also be performed by generating nitrogen radical by changing a gas mixture of nitrogen gas and a diluent gas or 100% nitrogen gas into plasma by the same method as for generating the oxygen radical. It is also possible to simultaneously perform the oxygen radical processing and nitrogen radical processing by simultaneously generating the oxygen radical and nitrogen radical by changing a gas mixture of oxygen gas and nitrogen gas into plasma.
- the modification process of suppressing moisture absorption by the TEOS films 80 , 160 , and 450 it is also possible to perform an ultraviolet radiation process of irradiating the TEOS films 80 , 160 , and 450 with ultraviolet light in a nitrogen ambient at room temperature.
- a light radiation process of radiating any of various types of light such as visible light, infrared light, and white light may also be performed.
- a point light source is placed above the semiconductor substrates 10 and 400 , and the semiconductor substrates 10 and 400 are irradiated, by uniform intensity, with light emitted from this point light source by using a light reflecting plate. It is also possible to arrange a plurality of light sources over the semiconductor substrates 10 and 400 , and irradiate the semiconductor substrates 10 and 400 , by uniform intensity, with light emitted from these light sources.
- the temperature need only range from room temperature to 900° C., the temperature is desirably as high as possible because the modification effect improves.
- the light radiation process may also be performed in an oxygen ambient or in a vacuum, instead of a nitrogen ambient.
- the slit 130 is formed by sequentially patterning the mask material 120 , conductive layer 110 , ONO film 100 , polysilicon layer 30 , and silicon oxynitride (SiON) film 20 .
- the slit 130 may also be formed by sequentially patterning the mask material 120 , conductive layer 110 , ONO film 100 , and polysilicon layer 30 , without etching the silicon oxynitride (SiON) film 20 , thereby forming a gate electrode in which the floating gate electrode made of the polysilicon layer 30 and a control gate electrode made of the conductive layer 110 are stacked.
- a TEOS film 160 serving as an inter-cell embedded insulating film is deposited on the mask material 120 and silicon oxynitride (SiON) film 20 so as to be embedded in the slit 130 .
- the TEOS film 160 is sequentially modified and annealed as in the first embodiment.
- the polysilicon layer 430 and insulating film 420 are sequentially patterned.
- a TEOS film 450 serving as an interlayer dielectric film is deposited on the insulating film 420 and polysilicon layer 430 .
- the TEOS film 450 is sequentially modified and annealed as in the second embodiment.
- the semiconductor device fabrication method of each of the above embodiments can suppress deterioration of the reliability of an insulating film.
Landscapes
- Power Engineering (AREA)
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
- Element Separation (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Formation Of Insulating Films (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
According to the present invention, there is provided a semiconductor device fabrication method comprising:
- forming a first insulating film on a semiconductor substrate;
- forming a conductive layer on the first insulating film;
- exposing the first insulating film by removing a portion of the conductive layer;
- forming a second insulating film on the exposed surface of the first insulating film in a first processing chamber isolated from an outside;
- performing a modification process on the second insulating film in the first processing chamber, and then unloading the semiconductor substrate from the first processing chamber to the outside; and
- annealing the second insulating film in a second processing chamber.
Description
- This application is based upon and claims benefit of priority under 35 USC §119 from the Japanese Patent Application No. 2005-15201, filed on Jan. 24, 2005, the entire contents of which are incorporated herein by reference.
- The present invention relates to a semiconductor device fabrication method.
- Conventionally, a NAND flash memory has been developed as a nonvolatile semiconductor memory. A memory cell transistor of this NAND flash memory has a structure in which a floating gate electrode formed on a semiconductor substrate via a tunnel insulating film and a control gate electrode formed on this floating gate electrode via an inter-electrode insulating film are stacked.
- The NAND flash memory is formed by arranging memory cell transistors in a matrix. Between memory cell transistors adjacent to each other in a bit line direction, an inter-cell embedded insulating film is formed and embedded in slits (gaps) formed between these adjacent memory cell transistors.
- In the NAND flash memory, a silicon nitride film is used as this inter-cell embedded insulating film. Since, however, the silicon nitride film has a high relative dielectric constant, the influence of a floating capacitance between memory cell transistors increases as the cell size decreases.
- A reference concerning an inter-cell embedded insulating film formation method is as follows.
- Reference 1: Japanese Patent Laid-Open No. 4-286321
- According to one aspect of the present invention, there is provided a semiconductor device fabrication method comprising:
- forming a first insulating film on a semiconductor substrate;
- forming a conductive layer on the first insulating film;
- exposing the first insulating film by removing a portion of the conductive layer;
- forming a second insulating film on the exposed surface of the first insulating film in a first processing chamber isolated from an outside;
- performing a modification process on the second insulating film in the first processing chamber, and then unloading the semiconductor substrate from the first processing chamber to the outside; and
- annealing the second insulating film in a second processing chamber.
- According to one aspect of the present invention, there is provided a semiconductor device fabrication method comprising:
- forming a first insulating film on a semiconductor substrate;
- forming a first conductive layer on the first insulating film;
- forming a second insulating film on the first conductive layer;
- forming a second conductive layer on the second insulating film;
- forming a plurality of projections by sequentially patterning the second conductive layer, second insulating film, first conductive layer, and first insulating film;
- embedding a third insulating film in recesses formed between the projections adjacent to each other in a first processing chamber isolated from an outside;
- performing a modification process on the third insulating film in the first processing chamber, and unloading the semiconductor substrate from the first processing chamber to the outside; and
- annealing the third insulating film in a second processing chamber.
- According to one aspect of the present invention, there is provided a semiconductor device fabrication method comprising:
- forming a gate electrode on a semiconductor substrate via a gate insulating film;
- forming a source region and drain region by ion-implanting a predetermined impurity into a surface portion of the semiconductor substrate by using the gate electrode as a mask;
- forming an insulating film on the semiconductor substrate and gate electrode in a first processing chamber isolated from an outside;
- performing a modification process on the insulating film in the first processing chamber, and then unloading the semiconductor substrate from the first processing chamber to the outside; and
- annealing the insulating film in a second processing chamber.
-
FIGS. 1A and 1B are longitudinal sectional views each showing the sectional structure of elements in a predetermined step of a method of fabricating a NAND flash memory according to the first embodiment of the present invention; -
FIGS. 2A and 2B are longitudinal sectional views each showing the sectional structure of elements in a predetermined step of the method of fabricating the NAND flash memory; -
FIGS. 3A and 3B are longitudinal sectional views each showing the sectional structure of elements in a predetermined step of the method of fabricating the NAND flash memory; -
FIGS. 4A and 4B are longitudinal sectional views each showing the sectional structure of elements in a predetermined step of the method of fabricating the NAND flash memory; -
FIGS. 5A and 5B are longitudinal sectional views each showing the sectional structure of elements in a predetermined step of the method of fabricating the NAND flash memory; -
FIGS. 6A and 6B are longitudinal sectional views each showing the sectional structure of elements in a predetermined step of the method of fabricating the NAND flash memory; -
FIG. 7 is a block diagram showing the arrangement of a batch type deposition/modification apparatus and annealing apparatus; -
FIGS. 8A and 8B are longitudinal sectional views showing the sectional structure of a memory cell transistor according to the first embodiment of the present invention and that of a memory cell transistor of a comparative example; -
FIGS. 9A and 9B are longitudinal sectional views showing the sectional structure of a memory cell transistor according to the first embodiment of the present invention and that of a memory cell transistor of a comparative example; -
FIG. 10 is a graph showing the electron trap amount in a tunnel insulating film in each of the embodiment and comparative example; -
FIG. 11 is a block diagram showing the arrangement of a single-wafer deposition/modification apparatus and annealing apparatus; -
FIG. 12 is a longitudinal sectional view showing the sectional structure of elements in a predetermined step of a method of fabricating a MOSFET according to the second embodiment of the present invention; -
FIG. 13 is a longitudinal sectional view showing the sectional structure of elements in a predetermined step of a method of fabricating a MOSFET according to the second embodiment; -
FIG. 14 is a longitudinal sectional view showing the sectional structure of elements in a predetermined step of a method of fabricating a MOSFET according to the second embodiment; -
FIG. 15 is a longitudinal sectional view showing the sectional structure of elements in a predetermined step of a method of fabricating a MOSFET according to the second embodiment; -
FIG. 16 is a longitudinal sectional view showing the sectional structure of elements in a predetermined step of a method of fabricating a MOSFET according to the second embodiment; -
FIGS. 17A and 17B are longitudinal sectional views showing the sectional structure of the MOSFET according to the second embodiment of the present invention and that of a MOSFET of a comparative example; -
FIGS. 18A and 18B are longitudinal sectional views each showing the sectional structure of elements in a predetermined step of a method of fabricating a NAND flash memory according to another embodiment of the present invention; -
FIGS. 19A and 19B are longitudinal sectional views each showing the sectional structure of elements in a predetermined step of the method of fabricating the NAND flash memory; -
FIG. 20 is a longitudinal sectional view showing the sectional structure of elements in a predetermined step of a method of fabricating a MOSFET according to still another embodiment of the present invention; and -
FIG. 21 is a longitudinal sectional view showing the sectional structure of elements in a predetermined step of the method of fabricating the MOSFET. - Embodiments of the present invention will be described below with reference to the accompanying drawings.
-
FIGS. 1A to 6B show a method of fabricating a memory cell transistor of a NAND flash memory according to the first embodiment of the present invention. OfFIGS. 1A to 5B , each ofFIGS. 1A , 2A, 3A, 4A, and 5A is a longitudinal sectional view, cut along a bit line, of elements in a predetermined step, and each ofFIGS. 1B , 2B, 3B, 4B, and 5B is a longitudinal sectional view, cut along a word line, of elements in a predetermined step. - First, as shown in
FIGS. 1A and 1B , a silicon oxynitride film (SiON)film 20 about 10 nm thick serving as a tunnel insulating film is formed by thermal oxidation and thermal nitriding on asemiconductor substrate 10 into which a predetermined impurity is doped. After that, apolysilicon layer 30 about 150 nm thick serving as a floating gate electrode and astopper film 40 are sequentially deposited by low-pressure CVD (Chemical Vapor Deposition), and amask material 50 is formed by coating. - The
mask material 50,stopper film 40,polysilicon layer 30, and silicon oxynitride (SiON)film 20 are sequentially patterned by lithography and RIE (Reactive Ion Etching). In addition, themask material 50 is used as a mask to etch thesemiconductor substrate 10, thereby forming anelement isolation trench 60 about 150 nm deep from the surface of thesemiconductor substrate 10. - As shown in
FIGS. 2A and 2B , a silicon oxide film (not shown) about 5 nm thick is formed in an exposed region of thesemiconductor substrate 10 by thermal oxidation. After that, thesemiconductor substrate 10 is loaded into a batch type deposition/modification apparatus 70 shown inFIG. 7 which is a processing chamber having a single processing vessel and is called a furnace. In the deposition/modification apparatus 70, aTEOS film 80 about 400 nm thick serving as an element isolation insulating film is deposited by plasma CVD at a temperature of 650° C. on all the surfaces of thesemiconductor substrate 10 andmask material 50 so as to be embedded in theelement isolation trench 60. Note that the deposition/modification apparatus 70 has an exhausting mechanism and gas supply source (neither is shown), and can form a desired ambient by using them. - In this embodiment, the
TEOS film 80 is deposited as an element isolation insulating film. However, it is also possible to deposit a silicon oxide film such as HTO (High Temperature Oxide), BPSG (Borophosphosilicate Glass), PSG (Phosphosilicate Glass), or BSG (Boron-Silicate Glass). An insulating film such as polysilazane may also be formed by coating. - When the
TEOS film 80 is used as an element isolation insulating film as in this embodiment, theTEOS film 80 must be densified by annealing at a high temperature in order to improve the reliability of theTEOS film 80 as an element isolation insulating film. - Unfortunately, the deposition/
modification apparatus 70 in which theTEOS film 80 is deposited cannot perform any high-temperature annealing. Therefore, it is necessary to once remove thesemiconductor substrate 10 from the deposition/modification apparatus 70, load thesemiconductor substrate 10 into anannealing apparatus 90 shown inFIG. 7 which can perform high-temperature annealing, and density theTEOS film 80 by high-temperature annealing in theannealing apparatus 90. - If, however, the
semiconductor substrate 10 is exposed to the atmosphere after being removed from the deposition/modification apparatus 70 and before being loaded into theannealing apparatus 90, theTEOS film 80 absorbs water, i.e., causes moisture absorption. - Consequently, the absorbed water diffuses into the silicon oxynitride (SiON)
film 20 serving as a tunnel insulating film, and deteriorates the reliability of this tunnel insulating film. - In this embodiment, therefore, in the deposition/
modification apparatus 70 in which theTEOS film 80 is deposited, theTEOS film 80 is modified, e.g., densified by annealing in a nitrogen ambient at a temperature of, e.g., 800° C. for 60 min, to such an extent that theTEOS film 80 does not absorb water when thesemiconductor substrate 10 is exposed to the atmosphere. - Note that the temperature of this annealing is desirably higher than the temperature when the
TEOS film 80 is deposited, but the densifying effect can be obtained even at the same temperature as when theTEOS film 80 is deposited if annealing is performed for 30 min or more. Annealing may also be performed in an oxidizing ambient, and the annealing time may also be about 30 min. - After that, the
semiconductor substrate 10 is removed from the deposition/modification apparatus 70, and loaded into theannealing apparatus 90 shown inFIG. 7 . Although thesemiconductor substrate 10 is exposed to the atmosphere during this transfer, moisture absorption by theTEOS film 80 can be suppressed. - In the
annealing apparatus 90, theTEOS film 80 is annealed in an oxidizing ambient at, e.g., about 1,035° C. which is higher than the temperature of annealing for suppressing moisture absorption by theTEOS film 80, without performing any liquid chemical treatment for avoiding moisture absorption by theTEOS film 80, thereby densifying theTEOS film 80 to such an extent that theTEOS film 80 can ensure the reliability as an element isolation insulating film. After that, thesemiconductor substrate 10 is removed from theannealing apparatus 90. - Then, CMP (Chemical Mechanical Polishing) is used to polish the
TEOS film 80 and planarize its surface by using thestopper film 40 as a stopper, thereby removing themask material 50 and exposing thestopper film 40. - As shown in
FIGS. 3A and 3B , a phosphoric acid solution is used to etch away the exposedstopper film 40, and a predetermined amount of the surface portion of theTEOS film 80 is removed by etching using a dilute hydrofluoric acid solution, thereby exposingside surfaces 30A of thepolysilicon layer 30 by about 70 nm. - As shown in
FIGS. 4A and 4B , an ONO film (a stacked film in which a silicon oxide film, silicon nitride film, and silicon oxide film are stacked) about 15 nm thick serving as an inter-electrode insulating film is deposited on all the surfaces of theTEOS film 80 andpolysilicon layer 30 by low-pressure CVD. - After that, low-pressure CVD is performed to deposit a
conductive layer 110 about 100 nm thick which serves as a control gate electrode and has a two-layered structure including, e.g., a polysilicon layer and tungsten (W) silicide layer, and to deposit amask material 120. - Then, the
mask material 120,conductive layer 110,ONO film 100,polysilicon layer 30, and silicon oxynitride (SiON)film 20 are sequentially patterned by lithography and RIE, thereby forming aslit 130. In this manner, a gate electrode in which a floating gate electrode made of thepolysilicon layer 30 and a control gate electrode made of theconductive layer 110 are stacked is formed. - As shown in
FIGS. 5A and 5B , asilicon oxide film 140 serving as an electrode sidewall insulating film is formed by thermal oxidation and low-pressure CVD on the exposed surfaces of thesemiconductor substrate 10, silicon oxynitride (SiON)film 20,polysilicon layer 30,ONO film 100,conductive layer 110, andmask material 120. After that, asource region 150A and drainregion 150B are formed by ion implantation - Recently, a method by which a silicon oxide film having a relative dielectric constant lower than that of a silicon nitride film is used as an inter-cell embedded insulating film is proposed. However, a silicon oxide film readily absorbs water, i.e., has moisture absorption. This poses the problem that a silicon oxide film absorbs water during the fabrication process, and the absorbed water diffuses into a tunnel insulating film and inter-electrode insulating film and deteriorates the reliability of the tunnel insulating film or inter-electrode insulating film.
- In this embodiment, therefore, in the same manner as when the
TEOS film 80 as an element isolation insulating film is deposited, thesemiconductor substrate 10 is loaded into the batch type deposition/modification apparatus 70 called a furnace shown inFIG. 7 . In the deposition/modification apparatus 70, aTEOS film 160 about 20 nm thick serving as an inter-cell embedded insulating film is deposited on the entire surface of thesilicon oxide film 140 so as to be embedded in theslit 130 by low-pressure CVD at a temperature of 650° C. - In this embodiment, the
TEOS film 160 is deposited as an inter-cell embedded insulating film. However, it is also possible to deposit a silicon oxide film such as HTO, BPSG, PSG, or BSG. An insulating film such as polysilazane may also be formed by coating. - Subsequently, in the deposition/
modification apparatus 70 in which theTEOS film 160 is deposited, theTEOS film 160 is modified, e.g., densified by annealing in a nitrogen ambient at a temperature of, e.g., 800° C. for 60 min, to such an extent that theTEOS film 160 does not absorb water when thesemiconductor substrate 10 is exposed to the atmosphere. - Note that the temperature of this annealing is desirably higher than the temperature when the
TEOS film 160 is deposited, but the densifying effect can be obtained even at the same temperature as when theTEOS film 160 is deposited if annealing is performed for 30 min or more. Annealing may also be performed in an oxidizing ambient, and the annealing time may also be about 30 min. - After that, the
semiconductor substrate 10 is removed from the deposition/modification apparatus 70, and loaded into theannealing apparatus 90 shown inFIG. 7 . Although thesemiconductor substrate 10 is exposed to the atmosphere during this transfer, moisture absorption by theTEOS film 160 can be suppressed. - In the
annealing apparatus 90, theTEOS film 160 is annealed in an oxidizing ambient at, e.g., about 1,035° C. which is higher than the temperature of annealing for suppressing moisture absorption by theTEOS film 160, without performing any liquid chemical treatment for avoiding moisture absorption by theTEOS film 160, thereby densifying theTEOS film 160 to such an extent that theTEOS film 160 can ensure the reliability as an element isolation insulating film. After that, thesemiconductor substrate 10 is removed from theannealing apparatus 90. - Note that if the
TEOS film 160 is deposited with a large film thickness, theTEOS film 160 cannot be well densified, so theTEOS film 160 must be separately deposited and annealed twice. In this embodiment, therefore, theTEOS film 160 is so deposited as to be embedded in theslit 130 and have a desired film thickness, and the annealing described above is performed again. The first deposition film thickness of theTEOS film 160 is desirably 3 to 30 nm. - A
silicon nitride film 170 serving as an interlayer dielectric film is deposited on the entire surface of theTEOS film 160 by low-pressure CVD. In addition, interconnecting layers (not shown) and the like are formed to fabricate the memory cell transistor of the NAND flash memory. -
FIG. 6A shows the longitudinal section when aNAND flash memory 200 in which memory cell transistors MC fabricated by the above method are arranged in a matrix is cut along a bit line BL.FIG. 6B shows the circuit diagram, which corresponds to the longitudinal section shown inFIG. 6A , of theNAND flash memory 200. - In the
NAND flash memory 200 as shown inFIGS. 6A and 6B , thesource regions 150A and drainregions 150B of a plurality of memory cell transistors MC are connected in series between two selection transistors (not shown), one of these selection transistors is connected to the bit line BL, and the other is connected to a source line (not shown). Also, a word line WL is connected to the control gate electrode made of theconductive layer 110 of each memory cell transistor MC. - In this embodiment, the
NAND flash memory 200 is fabricated as a flash memory. However, it is also possible to fabricate any of various flash memories, e.g., NOR and AND flash memories, having a structure in which a floating gate electrode and control gate electrode are stacked. Furthermore, a structure including three or more stacked layers each made up of an insulating film and gate electrode may also be formed. -
FIG. 8A shows the arrangement of elements when aTEOS film 80 serving as an element isolation insulating film is deposited, densified, and further densified after being exposed to the atmosphere by the fabrication method according to this embodiment. -
FIG. 8B shows the arrangement of elements, as a comparative example, when aTEOS film 210 is deposited and densified not before but after being exposed to the atmosphere. - When the
TEOS film 210 is exposed to the atmosphere after being deposited as in the comparative example, theTEOS film 210 absorbs water. The absorbed water diffuses (arrows A10 inFIG. 8B ) into a silicon oxynitride (SiON)film 20 serving as a tunnel insulating film, and deteriorates the reliability of this tunnel insulating film. - By contrast, in this embodiment, the
TEOS film 80 is densified after being deposited and before being exposed to the atmosphere. This makes it possible to suppress moisture absorption even when theTEOS film 80 is exposed to the atmosphere. Accordingly, unlike in the comparative example, it is possible to prevent diffusion of the absorbed water into the silicon oxynitride film (SiON)film 20 serving as a tunnel insulating film, and suppress deterioration of the reliability of this tunnel insulating film. -
FIG. 9A shows the arrangement of elements when aTEOS film 160 serving as an inter-cell embedded insulating film is deposited, densified, and further densified after being exposed to the atmosphere by the fabrication method according to this embodiment. -
FIG. 9B shows the arrangement of elements, as a comparative example, when aTEOS film 220 is deposited and densified not before but after being exposed to the atmosphere. - When the
TEOS film 220 is exposed to the atmosphere after being deposited as in the comparative example, theTEOS film 220 absorbs water. The absorbed water diffuses (arrows A20 and A30 inFIG. 9B ) into a silicon oxynitride (SiON)film 20 serving as a tunnel insulating film and anONO film 100 serving as an inter-electrode insulating film, and deteriorates the reliability of these tunnel insulating film and inter-electrode insulating film. - On the contrary, in this embodiment, the
TEOS film 160 is densified after being deposited and before being exposed to the atmosphere. This makes it possible to suppress moisture absorption even when theTEOS film 160 is exposed to the atmosphere. Accordingly, unlike in the comparative example, it is possible to prevent diffusion of the absorbed water into the silicon oxynitride film (SiON)film 20 serving as a tunnel insulating film and theONO film 100 serving as an inter-electrode insulating film, and suppress deterioration of the reliability of these tunnel insulating film and inter-electrode insulating film. - Note that when only the
TEOS film 160 is embedded in theslit 130 as in this embodiment, the thickness of theTEOS film 160 becomes larger than that when the TEOS film and silicon nitride film are embedded in theslit 130. Therefore, if theTEOS film 160 absorbs water, the amount of absorbed water increases. This also increases the amount of absorbed water which diffuses into the tunnel insulating film and inter-electrode insulating film. - Conversely, this embodiment can suppress moisture absorption by the
TEOS film 160. Therefore, even when the thickness of theTEOS film 160 increases, this does not increase the amount of absorbed water which diffuses into the tunnel insulating film and inter-electrode insulating film. - Especially when the
TEOS film slit 130 orelement isolation trench 60 completely surrounded by the bottom surface and side surfaces, the absorbed water does not easily escape to the outside, and readily causes oxidation on the bottom surface and side surfaces when the densifying process is performed. This may worsen the controllability of the film thickness of the tunnel insulating film or inter-electrode insulating film. - Also, in peripheral transistors (transistors of peripheral circuits which drive the memory cell transistors MC) in which an impurity is implanted after the
TEOS film 160 is deposited, oxidation by the absorbed water lowers the controllability of the thickness of an insulating film, or causes variations of the transistor characteristics. However, this embodiment can suppress the lowering of the film thickness controllability and the variations of the transistor characteristics. -
FIG. 10 shows an electron trap amount produced in a tunnel insulating film when a predetermined voltage is applied to the tunnel insulating film in each of the comparative example and this embodiment. An electron trap is a defective portion, called a dangling bond, which captures an electron. The ordinate inFIG. 10 indicates the produced amount of electron traps by the voltage value. Since the electron trap fluctuates the gate threshold voltage, the electron trap amount is desirably as small as possible. - As shown in
FIG. 10 , this embodiment can make the electron trap amount produced in the tunnel insulating film smaller than that in the comparative example, and thereby suppress deterioration of the reliability of the tunnel insulating film. - Note that the memory cell transistor fabrication method according to this embodiment can be applied to generations having a cell size of 100 nm or less.
- When annealing is executed at, e.g., 1,000° C. or more in the deposition/
modification apparatus 70, it takes a long time to raise the temperature, and this applies a large thermal load on thesemiconductor substrate 10. Therefore, when an insulating film is deposited by the deposition/modification apparatus 70 as in the first embodiment described above, the limitation on the processing temperature of the deposition/modification apparatus 70 makes it impossible to perform high-temperature annealing at 1,000° C. or more. Accordingly, annealing performed in the same closed apparatus as in this embodiment is very useful. - Note that the first embodiment described above is merely an example, and hence does not limit the present invention. For example, in the batch type deposition/
modification apparatus 70 called a furnace, theTEOS films TEOS films TEOS films modification apparatus 300 called a cluster chamber shown inFIG. 11 . - A
transfer chamber 310 is placed near the central portion of the deposition/modification apparatus 300 as a processing chamber called a cluster chamber. Aloading chamber 320, anunloading chamber 330, adeposition chamber 340 as a processing vessel, and anannealing chamber 350 as another processing vessel are arranged around thetransfer chamber 310. - A
transfer mechanism 360 which is an arm or the like is placed near the central portion of thetransfer chamber 300, and transfers thesemiconductor substrate 10 between thechambers transfer chamber 310 has an exhausting mechanism and gas supply source (neither is shown), and a desired ambient is formed in thetransfer chamber 310 by using them. In this manner, thesemiconductor substrate 10 can be transferred to a desired chamber without being exposed to the atmosphere. - That is, the
transfer mechanism 360 of thetransfer chamber 310 transfers thesemiconductor substrate 10 loaded from theloading chamber 320 to thedeposition chamber 340, and anTEOS film deposition chamber 340. After that, thesemiconductor substrate 10 is transferred from thedeposition chamber 340 to theannealing chamber 350 via thetransfer chamber 310. In theannealing chamber 350, theTEOS film TEOS film - Then, the
semiconductor substrate 10 is transferred from theannealing chamber 350 to theunloading chamber 330 via thetransfer chamber 360, and thereby removed from the deposition/modification apparatus 300. Thesemiconductor substrate 10 is loaded into anannealing apparatus 370 shown inFIG. 13 . Although thesemiconductor substrate 10 is exposed to the atmosphere during this transfer as in the above first embodiment, moisture absorption by theTEOS film - In the
annealing apparatus 370, theTEOS film TEOS film -
FIGS. 12 to 16 show a method of fabricating a MOSFET according to the second embodiment of the present invention. First, as shown inFIG. 12 , elementisolation insulating films semiconductor substrate 400, and a native oxide film formed on thesemiconductor substrate 400 is removed by cleaning using dilute hydrofluoric acid. - As shown in
FIG. 13 , an insulatingfilm 420 serving as a gate insulating film is formed on the surface of thesemiconductor substrate 400. After that, as shown inFIG. 14 , apolysilicon layer 430 serving as a gate electrode is deposited on the insulatingfilm 420 by low-pressure CVD. - As shown in
FIG. 15 , thepolysilicon layer 430 and insulatingfilm 420 are sequentially patterned by lithography and RIE, thereby forming a gate insulating film made of the insulatingfilm 420 and a gate electrode made of thepolysilicon layer 430. - As shown in
FIG. 16 , asource region 440A and drainregion 440B are formed by ion implantation. - After that, the
semiconductor substrate 400 is loaded into a batch type deposition/modification apparatus 70 shown inFIG. 7 which is a processing chamber having a single processing vessel and is called a furnace. In the deposition/modification apparatus 70, aTEOS film 450 serving as an interlayer dielectric film is deposited on thesemiconductor substrate 400 andpolysilicon layer 430 at a temperature of 650° C. to 700° C. Note that the deposition/modification apparatus 70 has an exhausting mechanism and gas supply source (neither is shown), and can form a desired ambient by using them. - In this embodiment, the
TEOS film 450 is deposited as an interlayer dielectric film. However, it is also possible to deposit a silicon oxide film such as HTO, BPSG, PSG, or BSG. An insulating film such as polysilazane may also be formed by coating. - As in the first embodiment, in the deposition/
modification apparatus 70 in which theTEOS film 450 is deposited, theTEOS film 450 is modified, e.g., densified by annealing in a nitrogen ambient at a temperature of, e.g., 800° C., to such an extent that theTEOS film 450 does not absorb water when thesemiconductor substrate 400 is exposed to the atmosphere. - Note that, as in the first embodiment, the temperature of this annealing need only be, e.g., 700° C. to 900° C. which is higher than the temperature when the
TEOS film 450 is deposited. However, the temperature is desirably as high as possible because the densifying effect increases. Annealing may also be performed in an oxidizing ambient. - After that, the
semiconductor substrate 400 is removed from the deposition/modification apparatus 70, and loaded into anannealing apparatus 90 shown inFIG. 7 . Although thesemiconductor substrate 400 is exposed to the atmosphere during this transfer, it is possible to suppress theTEOS film 450 from absorbing water, i.e., suppress moisture absorption by theTEOS film 450. - In the
annealing apparatus 90, theTEOS film 450 is annealed at, e.g., about 1,035° C. which is higher than the temperature of annealing for suppressing moisture absorption by theTEOS film 450, without performing any liquid chemical treatment, thereby densifying theTEOS film 450 to such an extent that theTEOS film 450 can assure the reliability as an interlayer dielectric film. After that, thesemiconductor substrate 400 is removed from theannealing apparatus 90. Interconnecting layers (not shown) and the like are then formed to fabricate aMOSFET 500. -
FIG. 17A shows the structure of theMOSFET 500 according to this embodiment.FIG. 17B shows the structure of aMOSFET 510 as a comparative example in which aTEOS film 520 is not densified after being deposited, but densified after being exposed to the atmosphere. - When the
TEOS film 520 is exposed to the atmosphere after being deposited as in the comparative example, theTEOS film 520 absorbs water. This adsorbed water diffuses (arrows A40 inFIG. 17B ) into an insulatingfilm 420 serving as a gate insulating film, and deteriorates the reliability of this gate insulating film, e.g., deteriorates the hot carrier resistance (the property which suppresses the formation of defects by hot carriers) of the gate insulating film. - By contrast, in this embodiment, the
TEOS film 450 is densified after being deposited and before being exposed to the atmosphere, so moisture absorption can be suppressed even when theTEOS film 450 is exposed to the atmosphere. Accordingly, unlike in the comparative example, no absorbed water diffuses into the insulatingfilm 420 serving as a gate insulating film, so deterioration of the reliability of the gate insulating film can be suppressed. - Note that the second embodiment described above is merely an example, and hence does not limit the present invention. For example, in the batch type deposition/
modification apparatus 70 called a furnace, theTEOS film 450 is deposited, and annealing is performed to suppress moisture absorption by theTEOS film 450. However, it is also possible to perform deposition of theTEOS film 450 and annealing for suppressing moisture absorption in a single-wafer type deposition/modification apparatus 300 called a cluster chamber shown inFIG. 11 . - In this case, as in the other embodiment of the first embodiment, in the deposition/
modification apparatus 300 which is a processing chamber having a plurality of processing vessels, theTEOS film 450 is deposited and densified to such an extent that moisture absorption by theTEOS film 450 can be suppressed. After that, thesemiconductor substrate 400 is removed from the deposition/modification apparatus 300, and loaded into anannealing apparatus 370 shown inFIG. 11 . Although thesemiconductor substrate 400 is exposed to the atmosphere during this transfer, moisture absorption by theTEOS film 450 can be suppressed. - In the
annealing apparatus 370, theTEOS film 450 is densified by annealing at a high temperature to such an extent that theTEOS film 450 can assure the reliability as an interlayer dielectric film. - Note that the first and second embodiments described above are merely examples, and hence do not limit the present invention. For example, oxygen radical processing may also be performed at a temperature of 400° C. as the modification process of suppressing moisture absorption by the
TEOS films - The oxygen radical is, e.g., neutral atomic oxygen or excited molecular oxygen, and is generated by changing a gas mixture, which is obtained by diluting oxygen gas to 1% to 10% with argon gas, into plasma by microwaves. The
TEOS films TEOS films - Note that this oxygen radical processing may also be performed in an ambient in which the oxygen radical and oxygen ion are mixed. It is also possible to dilute oxygen gas with any of various diluent gases such as helium, neon, krypton, and xenon. Furthermore, the ratio of oxygen gas may also be increased by reducing the amount diluted by the diluent gas, or the ratio of oxygen gas may also be set at 100% without any dilution by the diluent gas.
- Although hydrogen gas may also be added to the gas mixture, the addition amount is preferably as low as 1% to 10%. The gas mixture may also be changed into plasma by a high frequency, NO gas, or N2O gas, instead of microwaves. The oxygen radical may also be generated by the reaction of oxygen gas with hydrogen gas.
- Nitrogen radical processing may also be performed by generating nitrogen radical by changing a gas mixture of nitrogen gas and a diluent gas or 100% nitrogen gas into plasma by the same method as for generating the oxygen radical. It is also possible to simultaneously perform the oxygen radical processing and nitrogen radical processing by simultaneously generating the oxygen radical and nitrogen radical by changing a gas mixture of oxygen gas and nitrogen gas into plasma.
- Furthermore, as the modification process of suppressing moisture absorption by the
TEOS films TEOS films - Note that a light radiation process of radiating any of various types of light such as visible light, infrared light, and white light may also be performed.
- In this case, a point light source is placed above the
semiconductor substrates semiconductor substrates semiconductor substrates semiconductor substrates - Although the temperature need only range from room temperature to 900° C., the temperature is desirably as high as possible because the modification effect improves. The light radiation process may also be performed in an oxygen ambient or in a vacuum, instead of a nitrogen ambient.
- In the first embodiment, as shown in
FIGS. 4A and 4B , theslit 130 is formed by sequentially patterning themask material 120,conductive layer 110,ONO film 100,polysilicon layer 30, and silicon oxynitride (SiON)film 20. However, as shown inFIGS. 18A and 18B , theslit 130 may also be formed by sequentially patterning themask material 120,conductive layer 110,ONO film 100, andpolysilicon layer 30, without etching the silicon oxynitride (SiON)film 20, thereby forming a gate electrode in which the floating gate electrode made of thepolysilicon layer 30 and a control gate electrode made of theconductive layer 110 are stacked. - In this case, as shown in
FIGS. 19A and 19B , after asource region 150A and drainregion 150B are formed, aTEOS film 160 serving as an inter-cell embedded insulating film is deposited on themask material 120 and silicon oxynitride (SiON)film 20 so as to be embedded in theslit 130. In addition, theTEOS film 160 is sequentially modified and annealed as in the first embodiment. - In the second embodiment, as shown in
FIG. 15 , thepolysilicon layer 430 and insulatingfilm 420 are sequentially patterned. However, as shown inFIG. 20 , it is also possible to pattern only thepolysilicon layer 420 without etching the insulatingfilm 420, thereby forming a gate insulating film made of the insulatingfilm 420 and a gate electrode made of thepolysilicon layer 430. - In this case, as shown in
FIG. 21 , after asource region 440A and drainregion 440B are formed, aTEOS film 450 serving as an interlayer dielectric film is deposited on the insulatingfilm 420 andpolysilicon layer 430. In addition, theTEOS film 450 is sequentially modified and annealed as in the second embodiment. - As has been explained above, the semiconductor device fabrication method of each of the above embodiments can suppress deterioration of the reliability of an insulating film.
Claims (4)
1.-16. (canceled)
17. A semiconductor device fabrication method comprising:
forming a gate electrode on a semiconductor substrate via a gate insulating film;
forming a source region and drain region by ion-implanting a predetermined impurity into a surface portion of the semiconductor substrate by using the gate electrode as a mask;
forming an insulating film on the semiconductor substrate and gate electrode in a first processing chamber isolated from an outside;
performing an oxygen radical process using oxygen radical generated by changing a gas containing oxygen into a plasma, a nitrogen radical process using nitrogen radical generated by changing a gas containing nitrogen into a plasma, or an oxygen radical and nitrogen radical process using oxygen radical and nitrogen radical generated by changing a gas containing oxygen and nitrogen into a plasma as a modification process on the insulating film in the first process chamber to prevent the insulating film from absorbing water when the semiconductor substrate is exposed to the outside atmosphere, and then unloading the semiconductor substrate from the first processing chamber to the outside atmosphere; and
annealing the insulating film in a second processing chamber.
18. A method according to claim 17 , wherein the insulating film contains silicon and oxygen, or silicon and nitrogen.
19. (canceled)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/591,826 US20100087041A1 (en) | 2005-01-24 | 2009-12-02 | Semiconductor device fabrication method |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005-015201 | 2005-01-24 | ||
JP2005015201A JP4445403B2 (en) | 2005-01-24 | 2005-01-24 | Manufacturing method of semiconductor device |
US11/106,468 US7645711B2 (en) | 2005-01-24 | 2005-04-15 | Semiconductor device fabrication method |
US12/591,826 US20100087041A1 (en) | 2005-01-24 | 2009-12-02 | Semiconductor device fabrication method |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/106,468 Division US7645711B2 (en) | 2005-01-24 | 2005-04-15 | Semiconductor device fabrication method |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100087041A1 true US20100087041A1 (en) | 2010-04-08 |
Family
ID=36697369
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/106,468 Expired - Fee Related US7645711B2 (en) | 2005-01-24 | 2005-04-15 | Semiconductor device fabrication method |
US12/591,826 Abandoned US20100087041A1 (en) | 2005-01-24 | 2009-12-02 | Semiconductor device fabrication method |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/106,468 Expired - Fee Related US7645711B2 (en) | 2005-01-24 | 2005-04-15 | Semiconductor device fabrication method |
Country Status (2)
Country | Link |
---|---|
US (2) | US7645711B2 (en) |
JP (1) | JP4445403B2 (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004193226A (en) * | 2002-12-09 | 2004-07-08 | Nec Electronics Corp | Nonvolatile semiconductor memory device and method of manufacturing the same |
JP2008047729A (en) * | 2006-08-17 | 2008-02-28 | Toshiba Corp | Semiconductor memory device |
JP2008140913A (en) * | 2006-11-30 | 2008-06-19 | Toshiba Corp | Semiconductor device |
US7915126B2 (en) * | 2007-02-14 | 2011-03-29 | Micron Technology, Inc. | Methods of forming non-volatile memory cells, and methods of forming NAND cell unit string gates |
TWI723371B (en) * | 2019-04-03 | 2021-04-01 | 國立清華大學 | Micro detector and defect measurement method |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6107096A (en) * | 1995-03-30 | 2000-08-22 | Nec Corporation | Method of fabricating a salicide-structured MOS semiconductor device having a cobalt disilicied film |
JP2001015753A (en) * | 1999-04-28 | 2001-01-19 | Toshiba Corp | Semiconductor device and manufacture thereof |
US20020115306A1 (en) * | 1998-07-09 | 2002-08-22 | Won Seok-Jun | Method for forming a thin film |
US6482714B1 (en) * | 1999-02-24 | 2002-11-19 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
US20030011025A1 (en) * | 2001-07-12 | 2003-01-16 | Mitsubishi Denki Kabushiki Kaisha | Nonvolatile semiconductor memory device and manufacturing method thereof |
US6509593B2 (en) * | 2000-06-19 | 2003-01-21 | Fujitsu Limited | Semiconductor device and method of manufacturing the same |
US20040087079A1 (en) * | 2002-11-05 | 2004-05-06 | Taiwan Semiconductor Manufacturing Company | Method of forming a nitride gate dielectric layer for advanced cmos devices |
US20040094808A1 (en) * | 2002-11-14 | 2004-05-20 | Sharp Laboratories Of America, Inc. | Oxide interface and a method for fabricating oxide thin films |
US20040115871A1 (en) * | 2002-10-02 | 2004-06-17 | Tomokazu Kawamoto | Method for fabricating semiconductor device |
US20040238881A1 (en) * | 2003-05-26 | 2004-12-02 | Yoshio Ozawa | Semiconductor device and method of manufacturing the same |
US20060166428A1 (en) * | 2005-01-24 | 2006-07-27 | Isao Kamioka | Semiconductor device and method of fabricating the same |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04286321A (en) | 1991-03-15 | 1992-10-12 | Seiko Epson Corp | Manufacture of thin film semiconductor device |
JP2002064155A (en) | 2000-08-21 | 2002-02-28 | Matsushita Electric Ind Co Ltd | Method for manufacturing semiconductor device |
-
2005
- 2005-01-24 JP JP2005015201A patent/JP4445403B2/en not_active Expired - Fee Related
- 2005-04-15 US US11/106,468 patent/US7645711B2/en not_active Expired - Fee Related
-
2009
- 2009-12-02 US US12/591,826 patent/US20100087041A1/en not_active Abandoned
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6107096A (en) * | 1995-03-30 | 2000-08-22 | Nec Corporation | Method of fabricating a salicide-structured MOS semiconductor device having a cobalt disilicied film |
US20020115306A1 (en) * | 1998-07-09 | 2002-08-22 | Won Seok-Jun | Method for forming a thin film |
US6482714B1 (en) * | 1999-02-24 | 2002-11-19 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
JP2001015753A (en) * | 1999-04-28 | 2001-01-19 | Toshiba Corp | Semiconductor device and manufacture thereof |
US7303946B1 (en) * | 1999-04-28 | 2007-12-04 | Kabushiki Kaisha Toshiba | Method of manufacturing a semiconductor device using an oxidation process |
US6509593B2 (en) * | 2000-06-19 | 2003-01-21 | Fujitsu Limited | Semiconductor device and method of manufacturing the same |
US20030011025A1 (en) * | 2001-07-12 | 2003-01-16 | Mitsubishi Denki Kabushiki Kaisha | Nonvolatile semiconductor memory device and manufacturing method thereof |
US20040115871A1 (en) * | 2002-10-02 | 2004-06-17 | Tomokazu Kawamoto | Method for fabricating semiconductor device |
US20040087079A1 (en) * | 2002-11-05 | 2004-05-06 | Taiwan Semiconductor Manufacturing Company | Method of forming a nitride gate dielectric layer for advanced cmos devices |
US20040094808A1 (en) * | 2002-11-14 | 2004-05-20 | Sharp Laboratories Of America, Inc. | Oxide interface and a method for fabricating oxide thin films |
US20040238881A1 (en) * | 2003-05-26 | 2004-12-02 | Yoshio Ozawa | Semiconductor device and method of manufacturing the same |
US20060166428A1 (en) * | 2005-01-24 | 2006-07-27 | Isao Kamioka | Semiconductor device and method of fabricating the same |
US7396721B2 (en) * | 2005-01-24 | 2008-07-08 | Kabushiki Kaisha Toshiba | Method of fabricating a semiconductor device |
US20080261370A1 (en) * | 2005-01-24 | 2008-10-23 | Kabushiki Kaisha Toshiba | Semiconductor device and method of fabricating the same |
Also Published As
Publication number | Publication date |
---|---|
US7645711B2 (en) | 2010-01-12 |
JP2006203105A (en) | 2006-08-03 |
US20060166421A1 (en) | 2006-07-27 |
JP4445403B2 (en) | 2010-04-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7396721B2 (en) | Method of fabricating a semiconductor device | |
KR101018371B1 (en) | Semiconductor memory device and method for manufacturing semiconductor device | |
KR100644397B1 (en) | Method of Treating Thin Layer and Method of Manufacturing Non-Volatile Memory Cell Using the same | |
US20070207590A1 (en) | Manufacturing method of semiconductor device | |
KR20010066386A (en) | Method of forming gate electrode of Flash memory | |
US20100087041A1 (en) | Semiconductor device fabrication method | |
KR20060100092A (en) | Method for manufacturing a semiconductor device | |
JP3230901B2 (en) | Semiconductor device manufacturing method and manufacturing apparatus | |
KR20040013612A (en) | Method of manufacturing semiconductor device having an ONO layer | |
US7736963B2 (en) | Method of forming a gate structure for a semiconductor device and method of forming a cell gate structure for a non-volatile memory device | |
KR100806130B1 (en) | Method of Manufacturing a Non-Volatile Memory Device | |
KR100624089B1 (en) | Method of forming a pattern, method of manufacturing a multi gate oxide layer and flash memory cell using the same | |
US8241982B2 (en) | Semiconductor device manufacturing method | |
US8163626B2 (en) | Enhancing NAND flash floating gate performance | |
US7972927B2 (en) | Method of manufacturing a nonvolatile semiconductor memory device | |
KR100814418B1 (en) | Method of manufacturing a non-volatile memory device | |
KR100745370B1 (en) | method of manufacturing a oxide film of semiconductor device | |
KR102330986B1 (en) | Wafer Curing Device and Wafer Curing System Having the Same | |
KR20070058725A (en) | Method of manufacturing non-volatile memory device | |
JPWO2004023559A1 (en) | Semiconductor memory device and manufacturing method thereof | |
US6908819B2 (en) | Method of fabricating flat-cell mask read-only memory devices | |
KR20070004284A (en) | Method of forming a gate structure in a semiconductor device and method of forming a cell gete structure in a non-volatile memory device using the same | |
KR19980042909A (en) | Silicon oxide layer formation method | |
KR20070074331A (en) | Method for fabricating transistor in semiconductor device | |
KR20080071256A (en) | Method of manufacturing floating gate in non-volatile memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |