US20100002405A1 - Package substrate structure - Google Patents
Package substrate structure Download PDFInfo
- Publication number
- US20100002405A1 US20100002405A1 US12/495,191 US49519109A US2010002405A1 US 20100002405 A1 US20100002405 A1 US 20100002405A1 US 49519109 A US49519109 A US 49519109A US 2010002405 A1 US2010002405 A1 US 2010002405A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- cavity
- semiconductor chip
- pads
- metal board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 168
- 229910052751 metal Inorganic materials 0.000 claims abstract description 61
- 239000002184 metal Substances 0.000 claims abstract description 61
- 229910000679 solder Inorganic materials 0.000 claims abstract description 26
- 239000004065 semiconductor Substances 0.000 claims description 101
- 239000010410 layer Substances 0.000 claims description 41
- 239000008393 encapsulating agent Substances 0.000 claims description 12
- 239000010949 copper Substances 0.000 claims description 5
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 4
- 229910052802 copper Inorganic materials 0.000 claims description 4
- 239000002335 surface treatment layer Substances 0.000 claims description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 13
- 239000010931 gold Substances 0.000 description 9
- 238000010586 diagram Methods 0.000 description 8
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 6
- 229910052737 gold Inorganic materials 0.000 description 6
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 5
- 229910052759 nickel Inorganic materials 0.000 description 5
- 238000007654 immersion Methods 0.000 description 4
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 2
- 230000002708 enhancing effect Effects 0.000 description 2
- 229910052763 palladium Inorganic materials 0.000 description 2
- 239000012790 adhesive layer Substances 0.000 description 1
- 238000005234 chemical deposition Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000013021 overheating Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1035—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
Abstract
Description
- The present invention generally relates to package substrate structures, and more particularly, to a package substrate structure with at least a semiconductor component embedded therein.
- Stacking of semiconductor chips is a desirable technology for its capability of meeting the requirements in high integration and miniaturization of semiconductor packages and enhancing the ability and capacity of a single semiconductor package so as for the semiconductor package to be suitable for use in low-profile, large-capacity and high-speed electronic devices.
- Referring to FIG. A, a conventional chip-stacking semiconductor package includes: a
first semiconductor chip 11 mounted on and electrically connected to a side of asubstrate 10 in a flip-chip manner; a plurality ofsolder balls 12 implanted to a side of thesubstrate 10 opposing to the side mounted with thefirst semiconductor chip 11 and configured to be electrically connected to an external electronic device; at least asecond semiconductor chip 13 attached to thefirst semiconductor chip 11 and electrically connected to thesubstrate 10 bybonding wires 14; and anencapsulant 15 formed on thesubstrate 10 and encapsulating the first andsecond semiconductor chips - However, a cost issue has been raised for the above chip-stacking semiconductor package because the first and
second semiconductor chips substrate 10. In such case, if one of the semiconductor chips is defective, the semiconductor package as a whole would fail. And, it only allows the yield test to be conducted on both the semiconductor chips as a whole instead of each single semiconductor chip, such that once a defect is found, the semiconductor package as a whole must be discarded. This is not cost-effective. - Referring to FIG 1B, to solve the above cost issue, another conventional semiconductor package has been developed by Package on Package (POP) technology, which comprises at least two
packages 16 that are stacked and electrically connected to each other byconductive elements 17. Each of thepackages 16 includes asubstrate 160, asemiconductor chip 161 mounted on and electrically connected to thesubstrate 160 in a wire-bonded manner, and an encapsulant 162 formed on a portion of thesubstrate 160 and encapsulating thesemiconductor chip 161. Theconductive elements 17 are mounted on thesubstrates 160. Moreover, a plurality ofsolder balls 163 are implanted to a side of thesubstrate 160 of the underlying/lowermost package 16 as opposed to the other stack-disposed side of thesubstrate 160 and configured to be electrically connected to an external electronic device. - However, the POP semiconductor package has a limit in size. The height of each of the
packages 16 is the sum of heights of thesubstrate 160 and theencapsulant 162 that encapsulates thesemiconductor chip 161. With thesemiconductor chip 161 being mounted on thesubstrate 160, the height of theencapsulant 162 must be increased. In such case, the overall height of the semiconductor package would easily exceed the expected range, and the POP semiconductor package thus fabricated is hardly compact, leading to its limited applicability in electronic devices. Another issue is overheating. With thesemiconductor chip 161 being encapsulated by theencapsulant 162, heat generated by thesemiconductor chip 161 in operation is accumulated rather than efficiently dissipated, and in consequence thesemiconductor chip 161 is likely to be overheated and damaged. - Therefore, it is important and urgent to solve the above problems encountered in the conventional semiconductor packages.
- In view of the aforementioned drawbacks, an objective of the present invention is to provide a package substrate structure capable of reducing the package height.
- Another objective of the present invention is to provide a package substrate structure having a heat dissipating function.
- In accordance with the above and other objectives, the present invention proposes a package substrate structure, comprising: a substrate having a first surface and an opposing second surface, wherein a plurality of wire-bonding pads are formed on the first surface of the substrate, a plurality of ball-implanting pads are formed on the second surface of the substrate, and at least a cavity is formed through the first and second surfaces of the substrate; a metal board mounted on the second surface of the substrate and covering the cavity, wherein the metal board has a thickness greater than that of each of the ball-implanting pads and has an area greater than that of the cavity; and solder masks disposed on the first and second surfaces of the substrate respectively and having at least a solder-mask cavity corresponding in position to the cavity of the substrate, the solder masks further having a plurality of openings corresponding in position to and exposing the wire-bonding pads, the ball-implanting pads and the metal board.
- In the above package substrate structure, the substrate is a two-layered or multi-layered package substrate completed with the predetermined circuit layout. The metal board is made of copper. A plurality of solder balls can be formed in the openings of the solder mask on the second surface of the substrate and are in contact with the metal board or the ball-implanting pads. The wire-bonding pads are coplanar with the first surface of the substrate, and the ball-implanting pads are coplanar with the second surface of the substrate.
- The above package substrate structure may further comprise conductive pads, at least a semiconductor chip, bonding wires or an encapsulant. The conductive pads can be provided on the first surface of the substrate, for being coupled to conductive elements so as to allow the substrate to be electrically connected to a semiconductor package. The semiconductor chip is received in the cavity of the substrate and attached to the metal board. The semiconductor chip comprises an active surface and an opposing inactive surface, wherein a plurality of electrode pads are formed on the active surface, and the metal board is coupled to the semiconductor chip via the inactive surface thereof. The bonding wires electrically connect the electrode pads of the semiconductor chip to the wire-bonding pads of the substrate. The encapsulant can be formed on the first surface of the substrate and fill the cavity of the substrate, so as to encapsulate the semiconductor chip, the bonding wires and the wire-bonding pads.
- The above package substrate structure may further comprise a surface treatment layer provided on the wire-bonding pads.
- In another embodiment, the package substrate structure may further comprise a dielectric layer disposed between the second surface of the substrate and the solder mask, wherein the cavity of the substrate is extended to the dielectric layer to thereby penetrate the dielectric layer, and the metal board is at least partly embedded in the dielectric layer or is provided on the dielectric layer. Similarly, the package substrate structure may further comprise a semiconductor chip received in the cavity of the substrate and attached to the metal board. The semiconductor chip comprises an active surface and an opposing inactive surface, wherein a plurality of electrode pads are formed on the active surface, and the metal board is coupled to the semiconductor chip via the inactive surface thereof. The wire-bonding pads of the substrate are electrically connected to the electrode pads of the semiconductor chip by bonding wires.
- In a further embodiment, the package substrate structure may further comprise a dielectric layer disposed between the second surface of the substrate and the solder mask. The cavity of the substrate does not penetrate the dielectric layer, and the dielectric layer covers the cavity of the substrate, such that the dielectric layer is positioned between the cavity of the substrate and the metal board, and the metal board is provided on the dielectric layer or embedded in the dielectric layer. The package substrate structure may further comprise a semiconductor chip received in the cavity of the substrate and attached to the dielectric layer. The semiconductor chip comprises an active surface and an opposing inactive surface, wherein a plurality of electrode pads are formed on the active surface, and the dielectric layer is coupled to the semiconductor chip via the inactive surface thereof. The wire-bonding pads of the substrate are electrically connected to the electrode pads of the semiconductor chip by bonding wires.
- The package substrate structure of the present invention uses the cavity of the substrate to accommodate the semiconductor chip, thereby reducing the overall package height. With the metal board being thicker than the ball-implanting pads, the semiconductor chip can be firmly attached to the metal board. Further, with the good thermal conductivity of the metal board, heat generated by the semiconductor chip can be dissipated through the metal board, thereby providing desirable heat dissipating performance.
-
FIGS. 1A and 1B (PRIOR ART) are cross-sectional schematic diagrams of conventional semiconductor packages; -
FIGS. 2A to 2E are cross-sectional schematic diagrams showing a package substrate structure of the present invention packaged with a semiconductor chip; and -
FIG. 3 is a cross-sectional schematic diagram showing a stacking structure of semiconductor packages in accordance with the present invention. - Preferred embodiments of a package substrate structure, its combination with a semiconductor chip and a package stacking application as proposed in the present invention are described below by reference to
FIGS. 2A through 2E andFIG. 3 . It should be understood that the drawings are schematic diagrams only showing relevant components in the present invention, and the practical component layout could be more complicated. -
FIG. 2A is a cross-sectional schematic diagram of a package substrate structure in accordance with the present invention. As shown inFIG. 2A , the package substrate structure comprises asubstrate 20, ametal board 21 andsolder masks 22. - The
substrate 20 is a two-layered or multi-layered package substrate completed with a predetermined circuit layout, wherein the circuit layers within the substrate or on surfaces of the substrate are electrically connected to each other by conductive vias or plated through holes. A plurality of wire-bonding pads 202 are formed on afirst surface 20 a of thesubstrate 20, and a plurality of ball-implantingpads 203 are formed on asecond surface 20 b of thesubstrate 20. Acavity 200 is formed in thesubstrate 20 to penetrate the first andsecond surfaces substrate 20. - The
metal board 21 is made of copper (Cu) and is disposed on thesecond surface 20 b of thesubstrate 20. Themetal board 21 is coplanar with thesecond surface 20 b of thesubstrate 20 and covers one end of thecavity 200. The thickness of themetal board 21 is greater than that of each of the ball-implantingpads 203, and the area of themetal board 21 is slightly larger than that of thecavity 200, for allowing themetal board 21 to serve as a carrier for a semiconductor chip. - The solder masks 22 are disposed on the first and
second surfaces substrate 20, respectively. Each of the solder masks 22 has a solder-mask cavity 220 corresponding in position to thecavity 200 of thesubstrate 20, and has a plurality ofopenings 221 corresponding in position to and exposing the wire-bonding pads 202, themetal board 21, and the ball-implantingpads 203, respectively. - In this embodiment, the wire-
bonding pads 202 at thefirst surface 20 a of thesubstrate 20 are made flush with thefirst surface 20 a, and the ball-implantingpads 203 at thesecond surface 20 b of thesubstrate 20 are made flush with thesecond surface 20 b. - A
surface treatment layer 202 a can be deposited on the wire-bonding pads 202 by electroplating or chemical deposition, for enhancing the electrical connection performance. Thesurface treatment layer 202 a is made of at least a material selected from the group consisting of nickel (Ni), palladium (Pd), gold (Au), and tin (Sn), for example, chemically deposited Ni/Au (forming nickel first and then forming gold), Electroless Nickel and Immersion Gold (ENIG), electroplated Ni/Au, Electroless Nickel/Electroless Palladium/Immersion Gold (ENEPIG), Immersion Tin (IT), Direct Immersion Gold (DIG), or Electroless Nickel Autocatalytic Gold (ENAG). -
FIGS. 2B and 2C are cross-sectional schematic diagrams showing a package substrate structure of one embodiment of the present invention packaged with a semiconductor chip. In this embodiment, the package substrate structure further comprises asemiconductor chip 23,bonding wires 25 and anencapsulant 26, in addition to those components shown inFIG. 2A . - Referring to
FIGS. 2B and 2C , adielectric layer 201 is further formed on each of the first andsecond surfaces substrate 20. Particularly, there is adielectric layer 201 disposed between thesecond surface 20 b of thesubstrate 20 and thesolder mask 22. - Moreover, the
cavity 200 is formed to penetrate thesubstrate 20 and the dielectric layers 201. As shown inFIG. 2B , themetal board 21 is disposed on thedielectric layer 201 on thesecond surface 20 b of thesubstrate 20. Referring toFIG. 2C , alternatively, the edge of themetal board 21 is embedded, in whole or in part (as shown inFIG. 2C ), in thedielectric layer 201. - The
semiconductor chip 23 has anactive surface 23 a and an opposinginactive surface 23 b. A plurality ofelectrode pads 231 are formed on theactive surface 23 a of thesemiconductor chip 23. Thesemiconductor chip 23 is fixed, via theinactive surface 23 b thereof, in position to themetal board 21 exposed from thecavity 200 of thesubstrate 20, using anadhesive layer 24. Theelectrode pads 231 of thesemiconductor chip 23 are electrically connected to the wire-bonding pads 202 of thesubstrate 20 by thebonding wires 25. - The thickness s of the
metal board 21 is greater than the thickness h of each of the ball-implantingpads 203, and the area of themetal board 21 is slightly larger than that of thecavity 200 of thesubstrate 20, so as to allow themetal board 21 to carry thesemiconductor chip 23. With the thickness s of themetal board 21 being greater than the thickness h of the ball-implantingpads 203, thesemiconductor chip 23 is firmly mounted on themetal board 21. Also, owing to high thermal conductivity of themetal board 21, heat generated by thesemiconductor chip 23 is dissipated through themetal board 21. - The
encapsulant 26 is provided on thedielectric layer 201 on thefirst surface 20 a of thesubstrate 20 and fills thecavity 200 of thesubstrate 20, so as to encapsulate thesemiconductor chip 23, thebonding wires 25 and the wire-bonding pads 202. - Furthermore, the ball-implanting
pads 203 and themetal board 21 exposed from theopenings 221 of thesolder mask 22 on thesecond surface 20 b of thesubstrate 20 are mounted with a plurality ofsolder balls solder balls 27′ attached to themetal board 21 are configured for heat dissipation, and thesolder balls 27 implanted to the ball-implantingpads 203 are configured to be connected to an external electronic device, such as a printed circuit board. - In the present invention, the
semiconductor chip 23 is received in thecavity 200 of thesubstrate 20, thereby reducing the overall package height. Compared to the conventional technology, theencapsulant 26 of the semiconductor package structure in the present invention need not to be sized in accordance with the height of thesemiconductor chip 23, thereby reducing the overall package height greatly. Further, with thesemiconductor chip 23 being received in thecavity 200 and carried by themetal board 21, heat generated by thesemiconductor chip 23 in operation dissipates through themetal board 21. -
FIGS. 2D and 2E are cross-sectional schematic diagrams of a package substrate structure in accordance with another embodiment of the present invention. In this embodiment, thecavity 200 does not penetrate thedielectric layer 201 on thesecond surface 20 b of thesubstrate 20, and thedielectric layer 201 on thesecond surface 20 b of thesubstrate 20 covers one end of thecavity 200. Referring toFIG. 2D , themetal board 21 is disposed on thedielectric layer 201. Referring toFIG. 2D andFIG. 2E , alternatively, themetal board 21 is embedded, in whole (as shown inFIG. 2D ) or in part, in thedielectric layer 201. - As the
cavity 200 does not penetrate thedielectric layer 201 on thesecond surface 20 b of thesubstrate 20, themetal board 21 is not exposed from thecavity 200, and thesemiconductor chip 23 is fixed, via theinactive surface 23 b thereof, in position to thedielectric layer 201 exposed from thecavity 200. -
FIG. 3 is a cross-sectional schematic diagram showing a stacking structure of semiconductor packages in accordance with the present invention. As shown in the drawing, another package is stacked on the package structure ofFIG. 2C to form a Package on Package (POP) structure. A plurality ofconductive pads 204 are formed on thedielectric layer 201 on thefirst surface 20 a of thesubstrate 20, andconductive elements 28 are mounted on theconductive pads 204, so as to provide support for and have electrical connection with at least asemiconductor package 30. - The
semiconductor package 30 comprises apackage substrate 300, asemiconductor chip 301 mounted on thepackage substrate 300 and electrically connected to thepackage substrate 300 by bondingwires 303, and anencapsulant 302 formed on a portion of thepackage substrate 300 and encapsulating thesemiconductor chip 301, andbonding wires 303. - In other embodiments, the
semiconductor package 30 substitutes for other types of semiconductor packages so as to further augment reduction in overall height thereof. It should be understood that, thesemiconductor package 30 or other types of semiconductor packages, which can be mounted on the package structure in accordance with the present invention, are known in the art and are not limited to the features mentioned above, thereby not to be further detailed here. - Compared to the conventional technology, the foregoing package stacking structure advantageously has a greatly reduced overall height because of the use of the underlying/lowermost semiconductor package structure in accordance with the present invention. Owing to its compactness, the package stacking structure of the present invention promotes application of electronic devices.
- In conclusion, the package substrate structure of the present invention comprises a substrate with a cavity for receiving a semiconductor chip such that the main structure height is exactly the height of the substrate regardless of the thickness of the semiconductor chip, and in consequence reduction of height can be effectively achieved. Moreover, the metal board of the package substrate structure is made of copper and is relatively thick so as to serve as a good carrier for the semiconductor chip by carrying the semiconductor chip firmly and removing heat from the semiconductor chip effectively.
- The present invention has been described using exemplary preferred embodiments. However, it is to be understood that the scope of the present invention is not limited to the disclosed arrangements. The scope of the claims, therefore, should be accorded the broadest interpretation, so as to encompass all such modifications and equivalents.
Claims (18)
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW097125162 | 2008-07-04 | ||
TW97125162A TW201003866A (en) | 2008-07-04 | 2008-07-04 | Package substrate |
TW97125162A | 2008-07-04 | ||
TW097126240 | 2008-07-11 | ||
TW97126240A TW201003871A (en) | 2008-07-11 | 2008-07-11 | Package substrate |
TW97126240A | 2008-07-11 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20100002405A1 true US20100002405A1 (en) | 2010-01-07 |
US8188379B2 US8188379B2 (en) | 2012-05-29 |
Family
ID=41464213
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/495,191 Active 2030-06-26 US8188379B2 (en) | 2008-07-04 | 2009-06-30 | Package substrate structure |
Country Status (1)
Country | Link |
---|---|
US (1) | US8188379B2 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012060096A (en) * | 2010-09-10 | 2012-03-22 | Samsung Electro-Mechanics Co Ltd | Embedded ball grid array substrate and its manufacturing method |
CN104900626A (en) * | 2014-03-05 | 2015-09-09 | 英特尔公司 | Die-to-die bonding and associated package configurations |
US20160064301A1 (en) * | 2013-04-17 | 2016-03-03 | Ps4 Luxco S.A.R.L. | Semiconductor device |
US20160079213A1 (en) * | 2010-01-20 | 2016-03-17 | Samsung Electronics Co., Ltd. | Stacked semiconductor package |
US20160192525A1 (en) * | 2014-12-26 | 2016-06-30 | Phoenix Pioneer Technology Co., Ltd. | Stacked package structure |
US9814142B1 (en) * | 2015-06-24 | 2017-11-07 | Automated Assembly Corporation | Electronic devices wire bonded to substrate through an adhesive layer and method of making the same |
US20190378825A1 (en) * | 2018-06-08 | 2019-12-12 | Samsung Electronics Co., Ltd. | Semiconductor package and method of manufacturing the same |
US10607914B2 (en) * | 2018-03-05 | 2020-03-31 | Samsung Electronics Co., Ltd. | Semiconductor package |
WO2020253146A1 (en) * | 2019-06-17 | 2020-12-24 | 潍坊歌尔微电子有限公司 | Method for packaging chip |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10121768B2 (en) | 2015-05-27 | 2018-11-06 | Bridge Semiconductor Corporation | Thermally enhanced face-to-face semiconductor assembly with built-in heat spreader and method of making the same |
US11291146B2 (en) | 2014-03-07 | 2022-03-29 | Bridge Semiconductor Corp. | Leadframe substrate having modulator and crack inhibiting structure and flip chip assembly using the same |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5814883A (en) * | 1995-10-04 | 1998-09-29 | Mitsubishi Denki Kabushiki Kaisha | Packaged semiconductor chip |
US6005289A (en) * | 1996-03-28 | 1999-12-21 | Mitsubishi Denki Kabushiki Kaisha | Package for semiconductor device laminated printed circuit boards |
US6037656A (en) * | 1996-08-12 | 2000-03-14 | Nec Corporation | Semiconductor integrated circuit device having short signal paths to terminals and process of fabrication thereof |
US6790710B2 (en) * | 2002-01-31 | 2004-09-14 | Asat Limited | Method of manufacturing an integrated circuit package |
US20060237225A1 (en) * | 2003-02-26 | 2006-10-26 | Takashi Kariya | Multilayer printed wiring board |
US7476811B2 (en) * | 2004-12-27 | 2009-01-13 | Fujitsu Limited | Semiconductor device and manufacturing method therefor |
US7525813B2 (en) * | 1998-07-06 | 2009-04-28 | Renesas Technology Corp. | Semiconductor device |
US20090115050A1 (en) * | 2005-06-06 | 2009-05-07 | Rohm Co., Ltd. | Interposer And Semiconductor Device |
-
2009
- 2009-06-30 US US12/495,191 patent/US8188379B2/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5814883A (en) * | 1995-10-04 | 1998-09-29 | Mitsubishi Denki Kabushiki Kaisha | Packaged semiconductor chip |
US6005289A (en) * | 1996-03-28 | 1999-12-21 | Mitsubishi Denki Kabushiki Kaisha | Package for semiconductor device laminated printed circuit boards |
US6037656A (en) * | 1996-08-12 | 2000-03-14 | Nec Corporation | Semiconductor integrated circuit device having short signal paths to terminals and process of fabrication thereof |
US7525813B2 (en) * | 1998-07-06 | 2009-04-28 | Renesas Technology Corp. | Semiconductor device |
US6790710B2 (en) * | 2002-01-31 | 2004-09-14 | Asat Limited | Method of manufacturing an integrated circuit package |
US20060237225A1 (en) * | 2003-02-26 | 2006-10-26 | Takashi Kariya | Multilayer printed wiring board |
US7476811B2 (en) * | 2004-12-27 | 2009-01-13 | Fujitsu Limited | Semiconductor device and manufacturing method therefor |
US20090115050A1 (en) * | 2005-06-06 | 2009-05-07 | Rohm Co., Ltd. | Interposer And Semiconductor Device |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160079213A1 (en) * | 2010-01-20 | 2016-03-17 | Samsung Electronics Co., Ltd. | Stacked semiconductor package |
JP2012060096A (en) * | 2010-09-10 | 2012-03-22 | Samsung Electro-Mechanics Co Ltd | Embedded ball grid array substrate and its manufacturing method |
US20160064301A1 (en) * | 2013-04-17 | 2016-03-03 | Ps4 Luxco S.A.R.L. | Semiconductor device |
CN104900626A (en) * | 2014-03-05 | 2015-09-09 | 英特尔公司 | Die-to-die bonding and associated package configurations |
US20160192525A1 (en) * | 2014-12-26 | 2016-06-30 | Phoenix Pioneer Technology Co., Ltd. | Stacked package structure |
US9814142B1 (en) * | 2015-06-24 | 2017-11-07 | Automated Assembly Corporation | Electronic devices wire bonded to substrate through an adhesive layer and method of making the same |
US10607914B2 (en) * | 2018-03-05 | 2020-03-31 | Samsung Electronics Co., Ltd. | Semiconductor package |
US10886192B2 (en) * | 2018-03-05 | 2021-01-05 | Samsung Electronics Co., Ltd. | Semiconductor package |
US20190378825A1 (en) * | 2018-06-08 | 2019-12-12 | Samsung Electronics Co., Ltd. | Semiconductor package and method of manufacturing the same |
US10978431B2 (en) * | 2018-06-08 | 2021-04-13 | Samsung Electronics Co., Ltd. | Semiconductor package with connection substrate and method of manufacturing the same |
WO2020253146A1 (en) * | 2019-06-17 | 2020-12-24 | 潍坊歌尔微电子有限公司 | Method for packaging chip |
Also Published As
Publication number | Publication date |
---|---|
US8188379B2 (en) | 2012-05-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8188379B2 (en) | Package substrate structure | |
US7656015B2 (en) | Packaging substrate having heat-dissipating structure | |
US9214403B2 (en) | Stacked semiconductor package | |
US7902676B2 (en) | Stacked semiconductor device and fabricating method thereof | |
US7579690B2 (en) | Semiconductor package structure | |
US6395582B1 (en) | Methods for forming ground vias in semiconductor packages | |
US7396700B2 (en) | Method for fabricating thermally enhanced semiconductor device | |
US7906844B2 (en) | Multiple integrated circuit die package with thermal performance | |
US20090146314A1 (en) | Semiconductor Device | |
US8008765B2 (en) | Semiconductor package having adhesive layer and method of manufacturing the same | |
KR20060101340A (en) | Stacked semiconductor package | |
US6858932B2 (en) | Packaged semiconductor device and method of formation | |
US6847102B2 (en) | Low profile semiconductor device having improved heat dissipation | |
US7884465B2 (en) | Semiconductor package with passive elements embedded within a semiconductor chip | |
TW200929479A (en) | Packaging substrate and method for menufacturing the same | |
KR100872125B1 (en) | Semiconductor package and method for manufacturing the same | |
US11482507B2 (en) | Semiconductor package having molding member and heat dissipation member | |
KR101089647B1 (en) | Board on chip package substrate and manufacturing method thereof | |
KR20070078223A (en) | Multi chip stack package having heat sink | |
US20240079366A1 (en) | Semiconductor package | |
KR100362501B1 (en) | Semiconductor device | |
CN117747553A (en) | Encapsulation structure of embedded element | |
CN114649273A (en) | Semiconductor package | |
KR20110004111A (en) | Stack package | |
CN117641723A (en) | Printed circuit board with improved heat dissipation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: PHOENIX PRECISION TECHNOLOGY CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HSU, SHIN-PING;REEL/FRAME:022899/0387 Effective date: 20090615 |
|
AS | Assignment |
Owner name: UNIMICRON TECHNOLOGY CORP., TAIWAN Free format text: MERGER;ASSIGNOR:PHOENIX PRECISION TECHNOLOGY CORPORATION;REEL/FRAME:028125/0977 Effective date: 20100113 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |