US20090244335A1 - Correlated double sampling circuit and cmos image sensor unit - Google Patents
Correlated double sampling circuit and cmos image sensor unit Download PDFInfo
- Publication number
- US20090244335A1 US20090244335A1 US12/125,914 US12591408A US2009244335A1 US 20090244335 A1 US20090244335 A1 US 20090244335A1 US 12591408 A US12591408 A US 12591408A US 2009244335 A1 US2009244335 A1 US 2009244335A1
- Authority
- US
- United States
- Prior art keywords
- switch
- coupled
- level
- sampling
- capacitor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000005070 sampling Methods 0.000 title claims abstract description 14
- 230000002596 correlated effect Effects 0.000 title claims abstract description 7
- 239000003990 capacitor Substances 0.000 claims description 88
- 239000000872 buffer Substances 0.000 claims description 67
- 230000003139 buffering effect Effects 0.000 claims description 8
- 238000006243 chemical reaction Methods 0.000 claims description 6
- 238000012545 processing Methods 0.000 claims description 5
- 230000000295 complement effect Effects 0.000 claims description 2
- 239000004065 semiconductor Substances 0.000 claims description 2
- 230000008901 benefit Effects 0.000 abstract description 6
- 238000013461 design Methods 0.000 abstract description 6
- 238000010586 diagram Methods 0.000 description 14
- 230000008878 coupling Effects 0.000 description 7
- 238000010168 coupling process Methods 0.000 description 7
- 238000005859 coupling reaction Methods 0.000 description 7
- 230000005669 field effect Effects 0.000 description 5
- 230000004044 response Effects 0.000 description 5
- 230000003247 decreasing effect Effects 0.000 description 4
- 230000003287 optical effect Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000001276 controlling effect Effects 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/60—Noise processing, e.g. detecting, correcting, reducing or removing noise
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/60—Noise processing, e.g. detecting, correcting, reducing or removing noise
- H04N25/616—Noise processing, e.g. detecting, correcting, reducing or removing noise involving a correlated sampling function, e.g. correlated double sampling [CDS] or triple sampling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/60—Noise processing, e.g. detecting, correcting, reducing or removing noise
- H04N25/65—Noise processing, e.g. detecting, correcting, reducing or removing noise applied to reset noise, e.g. KTC noise related to CMOS structures by techniques other than CDS
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/71—Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors
- H04N25/75—Circuitry for providing, modifying or processing image signals from the pixel array
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
- H04N25/78—Readout circuits for addressed sensors, e.g. output amplifiers or A/D converters
Definitions
- the present invention relates to a complementary metal-oxide-semiconductor (CMOS) sensor. More particularly, the present invention relates to a correlated double sampling (CDS) circuit of a CMOS image sensor and a CMOS image sensor unit using the same.
- CMOS complementary metal-oxide-semiconductor
- the digital camera has a plurality of image sensor units for sensing images, which may transform optical signals into electronic signals and store the electronic signals in a memory card or other storage medium.
- FIG. 1 is a block diagram illustrating a conventional CMOS image sensor unit 10 .
- the conventional image sensor unit 10 includes a timing generator 11 , a row decoder 12 , a column decoder 13 , a pixel array 14 , a correlated double sampling (CDS) circuit 15 and an analog signal processing (ASP) unit 16 .
- the ASP unit 16 includes a programmable gain amplifier (PGA) 160 and an analog-to-digital converter (ADC) 161 .
- PGA programmable gain amplifier
- ADC analog-to-digital converter
- the timing generator 11 is coupled to the row decoder 12 , the column decoder 13 and the CDS circuit 15 .
- the pixel array 14 is coupled to the row decoder 12 and the CDS circuit 15 .
- the ASP unit 16 is coupled to the CDS circuit 15 .
- the PGA 160 is coupled to an input terminal of the ASP unit 16 and the ADC 161 , and the ADC 161 is coupled to an output terminal of the ASP unit 16 .
- the timing generator 11 generates a plurality of clock signals for controlling the row decoder 12 , the column decoder 13 and the CDS circuit 15 .
- the pixel array 14 senses optical signals based on an output of the row decoder 12 , and transforms the optical signals into electronic signals.
- the CDS circuit 15 samples the electronic signals transformed by the pixel array 14 based on an output of the column decoder 1 3 , and transmits sampling results to the ASP unit 16 for processing.
- the PGA 160 within the ASP unit 16 amplifies a voltage difference of the sampling results (the sampling results include levels of a reset signal and a sensed signal) according to a preset gain thereof, and transmits an amplified result to the ADC 161 to perform an analog-to-digital conversion, so as to generate a digital image signal.
- the electronic signals output from the pixel array 14 are first stored in the CDS circuit 15 , and then are sequentially read by the ASP unit 16 . If an output signal of the pixel array 14 or an output signal of the CDS circuit 15 is mixed with noise, then it is hard for the rear ASP unit 16 to process. If the output signal of the pixel array 14 or the output signal of the CDS circuit 15 is too small, the PGA 160 then has to be set with a relatively great gain for compensation, which may lead to a design difficulty of the PGA 160 and the ADC 161 . Therefore, noise influence to the output signals of the pixel array 14 and the CDS circuit 15 has to be reduced, and excessive low gains thereof have to be avoided.
- the conventional CDS circuit 15 is generally formed by source follower amplifiers or buffers. Since a linear input range of the source follower amplifiers or the buffers is limited, which is generally limited within 0.5 volts to 1.5 volts, excessive high or excessive low output electronic signal of the pixel array 14 may cause a distortion of the output of the CDS circuit 15 .
- the pixel array 14 sequentially outputs the level of the reset signal and the level of the sensed signal, and a difference of the two signals represents an actual image signal.
- the CDS 15 includes two buffers (or source follower amplifiers) and a sampling capacitor for simultaneously storing the level of the reset signal and the level of the sensed signal. If the output signal of the pixel array 14 exceeds the linear input range of the CDS circuit 15 , the image signal is then distorted.
- the buffers or the source follower amplifiers are generally formed by single stage amplifiers or two-stage amplifiers.
- U.S. Pat. No. 5,965,871 provides a plurality of the CDS circuits, but some of the CDS circuits provided thereof still have the problem of insufficient linear input range. Though other CDS circuits provided thereof solve the problem of insufficient linear input range, the gains of the buffers (the source follower amplifiers) thereof are decreased, which may lead to the design difficulty of the rear PGA and the ADC.
- the linear input range of the CDS circuit is increased by applying a coupling capacitor. Moreover, a bias source is applied for reducing an unmatched problem of devices thereof. Since the coupling capacitor is applied, gains of the buffers (or the source follower amplifiers) thereof are decreased. Moreover, applying of the bias source may bring noises to the CDS circuit, and therefore the CDS circuits provided by the U.S. Pat. No. 5,965,871 are still required to be improved.
- the bias source has to provide biases to all the CDS circuits within the image sensor. If the bias source has the noise, performances of all the CDS circuits are influenced. In addition, since a distribution range of the CDS circuits within the image sensor is relatively great, it is a great challenge for providing a stable and accordant bias source.
- the present invention is directed to a correlated double sampling (CDS) circuit, which may shift levels of a sampled sensed signal and a sampled reset signal, so that the shifted sensed signal and the shifted reset signal may fall within a linear input range thereof.
- CDS correlated double sampling
- the present invention is directed to a CMOS image sensor unit, in which a CDS circuit thereof may shift levels of a sampled sensed signal and a sampled reset signal, so that the shifted sensed signal and the shifted reset signal may fall within a linear input range thereof.
- the present invention provides a CDS circuit having an input terminal, a first output terminal and a second output terminal.
- the CDS circuit includes a first sampling-and-holding unit, a second sampling-and-holding unit, a first level-shifting unit, a second level-shifting unit, a first buffer and a second buffer.
- the first sampling-and-holding unit is coupled to the input terminal
- the second sampling-and-holding unit is coupled to the input terminal.
- the first level-shifting unit is coupled to the first sampling-and-holding unit
- the second level-shifting unit is coupled to the second sampling-and-holding unit.
- the first buffer is coupled between the first level-shifting unit and the first output terminal
- the second buffer is coupled between the second level-shifting unit and the second output terminal.
- the first sampling-and-holding unit samples or holds a sensed signal according to a first control signal
- the second sampling-and-holding unit samples or holds a reset signal according to a second control signal.
- the first level-shifting unit shifts a level of an output voltage of the first sampling-and-holding unit according to at least one level control signal
- the second level-shifting unit shifts a level of an output voltage of the second sampling-and-holding unit according to the level control signal.
- the first buffer is used for buffering an output of the first level-shifting unit
- the second buffer is used for buffing an output of the second level-shifting unit.
- a shifting amount of the output voltage of the first sampling-and-holding unit shifted by the first level-shifting unit is equal to a shifting amount of the output voltage of the second sampling-and-holding unit shifted by the second level-shifting unit.
- the CDS circuit further includes a first switch coupled between outputs of the first and the second sampling-and-holding units, and controlled by a hold control signal.
- the CDS circuit further includes a first inverter used for outputting an inverted signal of the level control signal.
- the first level-shifting unit further includes a first capacitor having one terminal coupled to the first inverter, and another terminal coupled to the first buffer and the first sampling-and-holding unit.
- the second level-shifting unit further includes a second capacitor having one terminal coupled to the first inverter, and another terminal coupled to the second buffer and the second sampling-and-holding unit.
- the first level-shifting unit includes a first capacitor, a second switch and a third switch.
- One terminal of the first capacitor is coupled to the second switch and the third switch, and another terminal thereof is coupled to the first buffer and the first sampling-and-holding unit.
- the second and the third switches are controlled by the level control signal, by which when the second switch is turned on, the third switch is then turned off, and the first capacitor receives a first voltage source via the second switch; when the third switch is turned on, the second switch is then turned off, and the first capacitor receives a second voltage source via the third switch.
- the second level-shifting unit includes a second capacitor, a fourth switch and a fifth switch.
- One terminal of the second capacitor is coupled to the fourth switch and the fifth switch, and another terminal thereof is coupled to the second buffer and the second sampling-and-holding unit.
- the fourth and the fifth switches are controlled by the level control signal, by which when the fourth switch is turned on, the fifth switch is then turned off, and the second capacitor receives the first voltage source via the fourth switch; when the fifth switch is turned on, the fourth switch is then turned off, and the second capacitor receives the second voltage source via the fifth switch.
- the present invention provides a CMOS image sensor unit including a timing generator, a row decoder, a column decoder, a pixel array, a CDS circuit and an analog signal processing (ASP) unit.
- the CDS circuit has an input terminal, a first output terminal and a second output terminal, and includes a first sampling-and-holding unit, a second sampling-and-holding unit, a first level-shifting unit, a second level-shifting unit, a first buffer and a second buffer.
- the row decoder is coupled to the timing generator
- the column decoder is coupled to the timing generator
- the pixel array is coupled to the row decoder.
- the CDS circuit is coupled to the pixel array, the timing generator and the column decoder, and the ASP unit is coupled to the first output terminal and the second output terminal of the CDS circuit.
- the first sampling-and-holding unit is coupled to the input terminal, and the second sampling-and-holding unit is coupled to the input terminal.
- the first level-shifting unit is coupled to the first sampling-and-holding unit, and the second level-shifting unit is coupled to the second sampling-and-holding unit.
- the first buffer is coupled between the first level-shifting unit and the first output terminal, and the second buffer is coupled between the second level-shifting unit and the second output terminal.
- the pixel array senses images for generating a sensed signal and providing a reset signal.
- the ASP unit amplifies a voltage difference of the first output terminal and the second output terminal, and performs analog-to-digital conversion to the amplified voltage difference of the first output terminal and the second output terminal, so as to output a digital image signal.
- the first sampling-and-holding unit samples or holds the sensed signal according to a first control signal
- the second sampling-and-holding unit samples or holds the reset signal according to a second control signal.
- the first level-shifting unit shifts a level of an output voltage of the first sampling-and-holding unit according to at least one level control signal
- the second level-shifting unit shifts a level of an output voltage of the second sampling-and-holding unit according to the level control signal.
- the first buffer is used for buffering an output of the first level-shifting unit
- the second buffer is used for buffing an output of the second level-shifting unit.
- a shifting amount of the output voltage of the first sampling-and-holding unit shifted by the first level-shifting unit is equal to a shifting amount of the output voltage of the second sampling-and-holding unit shifted by the second level-shifting unit.
- the CDS circuit further includes a first switch coupled between outputs of the first and the second sampling-and-holding units, and controlled by a hold control signal.
- the CDS circuit further includes a first inverter used for outputting an inverted signal of the level control signal.
- the first level-shifting unit includes a first capacitor having one terminal coupled to the first inverter, and another terminal coupled to the first buffer and the first sampling-and-holding unit.
- the second level-shifting unit further includes a second capacitor having one terminal coupled to the first inverter, and another terminal coupled to the second buffer and the second sampling-and-holding unit.
- the first level-shifting unit includes a first capacitor, a second switch and a third switch.
- One terminal of the first capacitor is coupled to the second switch and the third switch, and another terminal thereof is coupled to the first buffer and the first sampling-and-holding unit.
- the second and the third switches are controlled by the level control signal, by which when the second switch is turned on, the third switch is then turned off, and the first capacitor receives a first voltage source via the second switch; when the third switch is turned on, the second switch is then turned off, and the first capacitor receives a second voltage source via the third switch.
- the second level-shifting unit includes a second capacitor, a fourth switch and a fifth switch.
- One terminal of the second capacitor is coupled to the fourth switch and the fifth switch, and another terminal thereof is coupled to the second buffer and the second sampling-and-holding unit.
- the fourth and the fifth switches are controlled by the level control signal, by which when the fourth switch is turned on, the fifth switch is then turned off, and the second capacitor receives the first voltage source via the fourth switch; when the fifth switch is turned on, the fourth switch is then turned off, and the second capacitor receives the second voltage source via the fifth switch.
- the CDS circuit and the CMOS image sensor unit of the present invention since the CDS circuit shifts levels of the sampled sensed signal and the sampled reset signal with equal amounts, the voltage difference of the sampled sensed signal and the reset signal remains unchanged, and their levels may fall within a linear input range by adjusting their levels.
- a gain of the CDS circuit provided by the embodiment of the present invention is not reduced, and thus a design complexity of a rear circuit thereof is lower, and an induced noise is relatively low.
- the CMOS image sensor unit using the CDS circuit provided by the embodiment of the present invention also has these advantages.
- FIG. 1 is a block diagram illustrating a conventional CMOS image sensor unit 10 .
- FIG. 2A is a circuit diagram illustrating a CDS circuit 20 according to an embodiment of the present invention.
- FIG. 2B is a signal waveform diagram of the CDS circuit 20 .
- FIG. 3A is a circuit diagram illustrating a CDS circuit 30 _A according to an embodiment of the present invention.
- FIG. 3B is a circuit diagram illustrating a CDS circuit 30 _B according to an embodiment of the present invention.
- FIG. 3C is a circuit diagram illustrating a CDS circuit 30 _C according to an embodiment of the present invention.
- FIG. 4 is a block diagram illustrating a CMOS image sensor unit 40 according to an embodiment of the present invention.
- the present invention provides a correlated double sampling (CDS) circuit and a CMOS image sensor unit using the same. Since the CDS circuit shifts levels of a sampled sensed signal and a sampled reset signal with equal amounts, a voltage difference of the sampled sensed signal and the reset signal remains unchanged, and their levels may fall within a linear input range by adjusting their levels.
- CDS correlated double sampling
- FIG. 2A is a circuit diagram illustrating a CDS circuit 20 according to an embodiment of the present invention.
- the CDS circuit 20 has an input terminal PIX_OUT and output terminals CDS_OUT_RST and CDS_OUT_SIG.
- the CDS circuit 20 includes sampling-and-holding units 21 and 22 , level-shifting units 23 and 24 , buffers 25 and 26 , and a switch S 7 . Wherein, the sampling-and-holding units 21 and 22 are coupled to the input terminal PIX_OUT, the level-shifting unit 23 is coupled to the sampling-and-holding unit 21 , and the level-shifting unit 24 is coupled to the sampling-and-holding unit 22 .
- the buffer 25 is coupled between the level-shifting unit 23 and the output terminal CDS_OUT_RST, and the buffer 26 is coupled between the level-shifting unit 24 and the output terminal CDS_OUT_SIG. Moreover, the switch S 7 is coupled between outputs of the sampling-and-holding units 21 and 22 .
- the sampling-and-holding unit 21 samples or holds a reset signal RST according to a control signal CS_ 1 .
- the sampling-and-holding unit 21 includes a switch S 1 and a capacitor C 1 .
- one terminal of the capacitor C 1 is coupled to ground, another terminal thereof is coupled to an output terminal of the switch S 1 , and an input terminal of the switch S 1 is coupled to the input terminal PIX_OUT. If an input signal of the input terminal PIX_OUT is the reset signal RST, the switch S 1 is then turned on in response to the control signal CS_ 1 , so that the reset signal RST may charge the capacitor C 1 to implement the sampling operation. If the input signal of the input terminal PIX_OUT is not the reset signal RST, the switch S 1 is turned off in response to the control signal CS_ 1 , so that voltage of the reset signal RST may be held to the capacitor C 1 to implement the holding operation.
- the sampling-and-holding unit 22 samples or holds a sensed signal SIG according to a control signal CS_ 2 .
- the sampling-and-holding unit 22 includes a switch S 2 and a capacitor C 2 .
- one terminal of the capacitor C 2 is coupled to the ground, another terminal thereof is coupled to an output terminal of the switch S 2 , and an input terminal of the switch S 2 is coupled to the input terminal PIX_OUT.
- Operation of the sampling-and-holding unit 22 is similar to that of the sampling-and-holding unit 21 , and thereof detailed description thereof will not be repeated.
- the level-shifting unit 23 shifts a level of an output voltage of the sampling-and-holding unit 21 according to level control signals CS_ 21 and CS_ 32 .
- the level shifting is performed according to two level control signals CS_ 31 and CS_ 32 , and such number of the level control signals is not intended to limit the present invention.
- the level-shifting unit 23 includes a capacitor C 3 and switches S 3 _ 1 and S 3 _ 2 .
- One terminal of the capacitor C 3 is coupled to the buffer 25 and the sampling-and-holding unit 21
- one terminal of the switches S 3 _ 1 and S 3 _ 2 are coupled to another terminal of the capacitor C 3
- the other terminals of the switches S 3 _ 1 and S 3 _ 2 are respectively coupled to a voltage source VC 1 and a voltage source VC 2 .
- the switches S 3 _ 1 and S 3 _ 2 are respectively controlled by the level control signals CS_ 31 and CS_ 32 .
- the switch S 3 _ 2 When the switch S 3 _ 2 is turned on, the switch S 3 _ 1 is then turned off, and now another terminal of the capacitor C 3 is coupled to the voltage source VC 2 via the switch S 3 _ 2 ; when the switch S 3 _ 1 is turned on, the switch S 3 _ 2 is then turned off, and now another terminal of the capacitor C 3 is coupled to the voltage source VC 1 via the switch S 3 _ 1 .
- the voltage of a node A then may control a level-shifting amount thereof according to the level control signals CS_ 31 and CS_ 32 , so as to achieve the level-shifting function.
- the level-shifting unit 24 shifts a level of an output voltage of the sampling-and-holding unit 22 according to level control signals CS_ 41 and CS_ 42 .
- the level shifting is performed according to two level control signals CS_ 41 and CS_ 42 , but such number of the level control signals is not intended to limit the present invention.
- the level-shifting unit 24 includes a capacitor C 4 , switches S 4 _ 1 and S 4 _ 2 , and coupling relations thereof is similar to that of the level-shifting unit 23 , and therefore detailed description thereof will not be repeated.
- the level-shifting units 23 and 24 need to shift levels of the voltages of the node A and the node B with equal amounts.
- the level control signal CS_ 31 may be the same to the level control signal CS_ 41
- the level control signal CS_ 32 may also be the same to the level control signal CS_ 42
- the level control signals CS_ 31 and CS_ 32 may be inverted control signals of each other
- the voltage source VC 2 may be coupled to a ground terminal
- the voltage source VC 1 may be a voltage source with a high level.
- the above signal relation is only an exemplary example, and the present invention is not limited thereto.
- the buffer 25 is used for buffering an output of the level-shifting unit 23 .
- the buffer 25 is embodied by a source follower amplifier.
- the buffer 25 includes two P-type field effect transistors P_ 51 and P_ 52 , wherein a gate of the P-type field effect transistor P_ 52 is coupled to a fixed bias v_bias, a drain thereof is coupled to a source of the P-type field effect transistor P_ 51 , and a source thereof is coupled to a supply voltage source VDD.
- a gate of the P-type field effect transistor P_ 51 is coupled to the level-shifting unit 23 , and a drain thereof is coupled to the ground.
- the buffer 26 is used for buffering an output of the level-shifting unit 24 .
- the buffer 26 is embodied by the source follower amplifier.
- the buffer 26 includes two P-type field effect transistors P_ 61 and P_ 62 , and a coupling relation thereof is similar to that of the buffer 25 , and thereof detailed description thereof will not be repeated.
- the buffers 25 and 26 have a limitation of a linear input range, and therefore input signals of a conventional CDS circuit may have a distortion problem.
- input signals of a conventional CDS circuit may have a distortion problem.
- levels of the input signals of the buffers 25 and 26 may be shifted with the equal amounts, so as to meet with the linear input range and avoid the distortion problem.
- the switch S 7 is controlled by a hold control signal CS_ 7 , and is mainly used for compensating unmatched problems of the devices in the present embodiment.
- CS_ 7 When the switch S 7 is turned on, voltages of the nodes A and B are the same.
- a voltage difference of the output terminals CDS_OUT_RST and the CDS_OUT_SIG before the switch S 7 being turned on minus a voltage difference of the output terminals CDS_OUT_RST and the CDS_OUT_SIG after the switch S 7 being turned on may remove voltage offsets of the devices caused by the unmatched problem there between.
- the switch S 7 may be removed. If the voltage offsets of the devices caused by the unmatched problem are fixed, the switch S 7 then may also be removed, and now a rear circuit of the CDS circuit 20 may be designed to remove the fixed voltage offsets, so as to achieve a same function as described above.
- FIG. 2B is a signal waveform diagram of the CDS circuit 20 .
- the sampling-and-holding unit 21 samples the reset signal RST in response to the control signal CS_ 1 .
- the sampling-and-holding unit 22 samples the sensed signal SIG in response to the control signal CS_ 2 .
- capacitors C 3 and C 4 are coupled to the voltage source VC 1 via the switches S 3 _ 1 and S 4 _ 1 under control of the level control signals CS_ 31 and CS_ 41 .
- the capacitors C 3 and C 4 are coupled to the voltage source VC 2 via the switches S 3 _ 2 and S 4 _ 2 under control of the level control signals CS_ 32 and CS_ 42 .
- voltages of the nodes A and B may simultaneously drop ⁇ volts, so that the voltages of the nodes A and B may fall within the linear input range of the buffers 25 and 26 .
- the CDS circuit 20 when the CDS circuit 20 is applied to the CMOS image sensor unit, the CDS circuit 20 is generally coupled to an analog-to-digital converter (ADC).
- ADC analog-to-digital converter
- a state ADC_STATE of the ADC is a sampling state.
- the switch S 7 is turned on in response to the hold control signal CS_ 7 , the state ADC_STATE of the ADC is a holding state.
- the voltage difference of the output terminals CDS_OUT_RST and the CDS_OUT_SIG before the switch S 7 being turned on minus the voltage difference of the output terminals CDS_OUT_RST and the CDS_OUT_SIG after the switch S 7 being turned on may remove voltage offsets of the devices caused by the unmatched problem therebetween.
- FIG. 3A is a circuit diagram illustrating a CDS circuit 30 _A according to an embodiment of the present invention.
- the CDS circuit 30 _A is similar to the CDS circuit 20 of FIG. 2A , and a difference there between is that level-shifting units 33 _A and 34 _A only respectively have the capacitors C 3 and C 4 , and the level-shifting units 33 _A and 34 _A are coupled to an inverter 38 , and may respectively shift levels of the voltages of the nodes A and B according to variations of a level control signal SW.
- coupling relations and operational principles of the devices are similar to that of the CDS circuit 20 , and therefore detailed description thereof will not be repeated.
- FIG. 3B is a circuit diagram illustrating a CDS circuit 30 _B according to an embodiment of the present invention.
- a difference between the CDS circuit 30 _B and the CDS circuit 30 _A of FIG. 3A is that the inverter 38 is not applied. Since the level control signal SW may be varied, during variation thereof, the voltages of the nodes A and B are consequently influenced, and accordingly levels of the voltages of the nodes A and B may be shifted. Moreover, coupling relations and operational principles of the devices of the CDS circuit 30 _B are similar to that of the CDS circuit 30 _A, and therefore detailed description thereof will not be repeated.
- FIG. 3C is a circuit diagram illustrating a CDS circuit 30 _C according to an embodiment of the present invention.
- a difference between the CDS circuit 30 _C and the CDS circuit 30 _A of FIG. 3A is that the inverter 38 is moved into the level-shifting units 33 _C and 34 _C, so that the level-shifting unit 33 _C includes the capacitor C 3 and an inverter 33 _C_ 1 , and the level-shifting unit 34 _C includes the capacitor C 4 and an inverter 34 _C_ 1 .
- coupling relations and operational principles of the devices of the CDS circuit 30 _C are similar to that of the CDS circuit 30 _A, and therefore detailed description thereof will not be repeated.
- an effective load of the buffers 35 and 36 is considered to be Cb, and the capacitor C 3 is equal to the capacitor C 4 , the capacitor C 1 is equal to the capacitor C 2 , a low level of the level control signal SW is 0 volt, and a high level thereof is VDD.
- the voltages of the nodes A and B are respectively added with a shifting amount of VDD*C 3 /(C 1 +C 3 +Cb), and when the level control signal SW is varied from the high level to the low level, a shifting amount of VDD*C 3 /(C 1 +C 3 +Cb) is respectively subtracted from the voltages of the nodes A and B. Based on variations of the level control signal SW, the voltages of the nodes A and B then may fall within the linear input range of the buffers 35 and 36 .
- FIG. 4 is a block diagram illustrating a CMOS image sensor unit 40 according to an embodiment of the present invention.
- the CMOS image sensor unit 40 includes a timing generator 41 , a row decoder 42 , a column decoder 43 , a pixel array 44 , a CDS circuit 45 and an ASP unit 46 .
- the CDS circuit 45 has an input terminal, a first output terminal and a second output terminal.
- the row decoder 42 is coupled to the timing generator 41
- the column decoder 43 is coupled to the timing generator 41
- the pixel array 44 is coupled to the row decoder 42 .
- the CDS circuit 45 is coupled to the pixel array 44 , the timing generator 41 and the column decoder 42
- the ASP unit 46 is coupled to two output terminals of the CDS circuit 45 .
- the pixel array 44 is used for sensing images to generate the sensed signal SIG and the reset signal RST.
- the ASP unit 46 is used for amplifying a voltage difference of the two output terminals of the CDS circuit 45 , and performing an analog-to-digital conversion to the amplified voltage difference to output a digital image signal.
- the ASP unit 46 includes a programmable gain amplifier (PGA) 460 and an analog-to-digital converter (ADC) 461 .
- the PGA 460 is coupled to the two output terminals of the CDS circuit 45
- the ADC 461 is coupled to the PGA 460 .
- the PGA 460 is used for amplifying the voltage difference of the two output terminals of the CDS circuit 45 according to a preset gain.
- the ADC 461 is used for performing the analog-to-digital conversion to an output of the PGA 460 , so as to generate the digital image signal.
- the CDS circuit 45 shifts levels of the sampled sensed signal SIG and the sampled reset signal RST with equal amounts, and outputs the shifting results via buffers thereof.
- An embodiment of the CDS circuit 45 may be one of the CDS circuits 20 , 30 _A, 30 _B and 30 _C of FIG. 2A and FIGS. 3A ⁇ 3C , however these implementations do not intend to limit the scoped of the present invention.
- the CDS circuit and the CMOS image sensor unit of the present invention since the CDS circuit shifts levels of the sampled sensed signal and the sampled reset signal with equal amounts, the voltage difference of the sampled sensed signal and the sampled reset signal remains unchanged, though their levels may fall within the linear input range by adjusting their levels.
- a gain of the CDS circuit provided by the embodiment of the present invention is not reduced, and thus a design complexity of a follow-up circuit is lower, and an induced noise is relatively low.
- the CMOS image sensor unit using the CDS circuit provided by the embodiment of the present invention also has these advantages.
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Transforming Light Signals Into Electric Signals (AREA)
Abstract
Embodiments of the present invention provide a correlated double sampling (CDS) circuit and a CMOS image sensor unit using the CDS circuit. The CDS circuit shifts levels of sampled sensing signal and reset signal with equal amounts. Thus a voltage difference of the sampled sensing signal and the reset signal remains unchanged, and their levels may fall within a linear input range by adjusting their levels. Compared to a conventional CDS circuit, a gain of the CDS circuit provided by the embodiment of the present invention is not reduced, and thus a design complexity of a rear circuit thereof is lower, and an induced noise is relatively low. Furthermore, the CMOS image sensor unit using the CDS circuit provided by the embodiment also has these advantages.
Description
- This application claims the priority benefit of Taiwan application serial no. 97111537, filed on Mar. 28, 2008. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of this specification.
- 1. Field of the Invention
- The present invention relates to a complementary metal-oxide-semiconductor (CMOS) sensor. More particularly, the present invention relates to a correlated double sampling (CDS) circuit of a CMOS image sensor and a CMOS image sensor unit using the same.
- 2. Description of Related Art
- With development of technology, digital cameras are widely used for freely recording images. The digital camera has a plurality of image sensor units for sensing images, which may transform optical signals into electronic signals and store the electronic signals in a memory card or other storage medium.
- Referring to
FIG. 1 ,FIG. 1 is a block diagram illustrating a conventional CMOSimage sensor unit 10. The conventionalimage sensor unit 10 includes atiming generator 11, arow decoder 12, acolumn decoder 13, apixel array 14, a correlated double sampling (CDS)circuit 15 and an analog signal processing (ASP)unit 16. Wherein, theASP unit 16 includes a programmable gain amplifier (PGA) 160 and an analog-to-digital converter (ADC) 161. - The
timing generator 11 is coupled to therow decoder 12, thecolumn decoder 13 and theCDS circuit 15. Thepixel array 14 is coupled to therow decoder 12 and theCDS circuit 15. TheASP unit 16 is coupled to theCDS circuit 15. ThePGA 160 is coupled to an input terminal of theASP unit 16 and theADC 161, and theADC 161 is coupled to an output terminal of theASP unit 16. - The
timing generator 11 generates a plurality of clock signals for controlling therow decoder 12, thecolumn decoder 13 and theCDS circuit 15. Thepixel array 14 senses optical signals based on an output of therow decoder 12, and transforms the optical signals into electronic signals. TheCDS circuit 15 samples the electronic signals transformed by thepixel array 14 based on an output of the column decoder1 3, and transmits sampling results to theASP unit 16 for processing. ThePGA 160 within theASP unit 16 amplifies a voltage difference of the sampling results (the sampling results include levels of a reset signal and a sensed signal) according to a preset gain thereof, and transmits an amplified result to theADC 161 to perform an analog-to-digital conversion, so as to generate a digital image signal. - According to the above description, during signal processing, the electronic signals output from the
pixel array 14 are first stored in theCDS circuit 15, and then are sequentially read by theASP unit 16. If an output signal of thepixel array 14 or an output signal of theCDS circuit 15 is mixed with noise, then it is hard for therear ASP unit 16 to process. If the output signal of thepixel array 14 or the output signal of theCDS circuit 15 is too small, thePGA 160 then has to be set with a relatively great gain for compensation, which may lead to a design difficulty of thePGA 160 and theADC 161. Therefore, noise influence to the output signals of thepixel array 14 and theCDS circuit 15 has to be reduced, and excessive low gains thereof have to be avoided. - The
conventional CDS circuit 15 is generally formed by source follower amplifiers or buffers. Since a linear input range of the source follower amplifiers or the buffers is limited, which is generally limited within 0.5 volts to 1.5 volts, excessive high or excessive low output electronic signal of thepixel array 14 may cause a distortion of the output of theCDS circuit 15. When theimage sensor unit 10 operates, thepixel array 14 sequentially outputs the level of the reset signal and the level of the sensed signal, and a difference of the two signals represents an actual image signal. - Generally, the
CDS 15 includes two buffers (or source follower amplifiers) and a sampling capacitor for simultaneously storing the level of the reset signal and the level of the sensed signal. If the output signal of thepixel array 14 exceeds the linear input range of theCDS circuit 15, the image signal is then distorted. In theCDS circuit 15, considering a bandwidth or a frequency thereof, and considering the linear input range, the buffers (or the source follower amplifiers) are generally formed by single stage amplifiers or two-stage amplifiers. - U.S. Pat. No. 5,965,871 provides a plurality of the CDS circuits, but some of the CDS circuits provided thereof still have the problem of insufficient linear input range. Though other CDS circuits provided thereof solve the problem of insufficient linear input range, the gains of the buffers (the source follower amplifiers) thereof are decreased, which may lead to the design difficulty of the rear PGA and the ADC.
- According to the U.S. Pat. No. 5,965,871, the linear input range of the CDS circuit is increased by applying a coupling capacitor. Moreover, a bias source is applied for reducing an unmatched problem of devices thereof. Since the coupling capacitor is applied, gains of the buffers (or the source follower amplifiers) thereof are decreased. Moreover, applying of the bias source may bring noises to the CDS circuit, and therefore the CDS circuits provided by the U.S. Pat. No. 5,965,871 are still required to be improved.
- Moreover, the bias source has to provide biases to all the CDS circuits within the image sensor. If the bias source has the noise, performances of all the CDS circuits are influenced. In addition, since a distribution range of the CDS circuits within the image sensor is relatively great, it is a great challenge for providing a stable and accordant bias source.
- In summary, increasing the linear input range of the conventional CDS may lead to decreasing of gains and increasing of circuit noises, and accordingly may lead to design difficulty of the rear circuits and deterioration of image quality thereof.
- The present invention is directed to a correlated double sampling (CDS) circuit, which may shift levels of a sampled sensed signal and a sampled reset signal, so that the shifted sensed signal and the shifted reset signal may fall within a linear input range thereof.
- The present invention is directed to a CMOS image sensor unit, in which a CDS circuit thereof may shift levels of a sampled sensed signal and a sampled reset signal, so that the shifted sensed signal and the shifted reset signal may fall within a linear input range thereof.
- The present invention provides a CDS circuit having an input terminal, a first output terminal and a second output terminal. The CDS circuit includes a first sampling-and-holding unit, a second sampling-and-holding unit, a first level-shifting unit, a second level-shifting unit, a first buffer and a second buffer. Wherein, the first sampling-and-holding unit is coupled to the input terminal, and the second sampling-and-holding unit is coupled to the input terminal. The first level-shifting unit is coupled to the first sampling-and-holding unit, and the second level-shifting unit is coupled to the second sampling-and-holding unit. The first buffer is coupled between the first level-shifting unit and the first output terminal, and the second buffer is coupled between the second level-shifting unit and the second output terminal. The first sampling-and-holding unit samples or holds a sensed signal according to a first control signal, and the second sampling-and-holding unit samples or holds a reset signal according to a second control signal. The first level-shifting unit shifts a level of an output voltage of the first sampling-and-holding unit according to at least one level control signal, and the second level-shifting unit shifts a level of an output voltage of the second sampling-and-holding unit according to the level control signal. The first buffer is used for buffering an output of the first level-shifting unit, and the second buffer is used for buffing an output of the second level-shifting unit.
- According to an embodiment of the present invention, a shifting amount of the output voltage of the first sampling-and-holding unit shifted by the first level-shifting unit is equal to a shifting amount of the output voltage of the second sampling-and-holding unit shifted by the second level-shifting unit.
- According to an embodiment of the present invention, the CDS circuit further includes a first switch coupled between outputs of the first and the second sampling-and-holding units, and controlled by a hold control signal.
- According to an embodiment of the present invention, the CDS circuit further includes a first inverter used for outputting an inverted signal of the level control signal. The first level-shifting unit further includes a first capacitor having one terminal coupled to the first inverter, and another terminal coupled to the first buffer and the first sampling-and-holding unit. Moreover, the second level-shifting unit further includes a second capacitor having one terminal coupled to the first inverter, and another terminal coupled to the second buffer and the second sampling-and-holding unit.
- According to an embodiment of the present invention, the first level-shifting unit includes a first capacitor, a second switch and a third switch. One terminal of the first capacitor is coupled to the second switch and the third switch, and another terminal thereof is coupled to the first buffer and the first sampling-and-holding unit. The second and the third switches are controlled by the level control signal, by which when the second switch is turned on, the third switch is then turned off, and the first capacitor receives a first voltage source via the second switch; when the third switch is turned on, the second switch is then turned off, and the first capacitor receives a second voltage source via the third switch. The second level-shifting unit includes a second capacitor, a fourth switch and a fifth switch. One terminal of the second capacitor is coupled to the fourth switch and the fifth switch, and another terminal thereof is coupled to the second buffer and the second sampling-and-holding unit. The fourth and the fifth switches are controlled by the level control signal, by which when the fourth switch is turned on, the fifth switch is then turned off, and the second capacitor receives the first voltage source via the fourth switch; when the fifth switch is turned on, the fourth switch is then turned off, and the second capacitor receives the second voltage source via the fifth switch.
- The present invention provides a CMOS image sensor unit including a timing generator, a row decoder, a column decoder, a pixel array, a CDS circuit and an analog signal processing (ASP) unit. The CDS circuit has an input terminal, a first output terminal and a second output terminal, and includes a first sampling-and-holding unit, a second sampling-and-holding unit, a first level-shifting unit, a second level-shifting unit, a first buffer and a second buffer. Wherein, the row decoder is coupled to the timing generator, the column decoder is coupled to the timing generator, and the pixel array is coupled to the row decoder. The CDS circuit is coupled to the pixel array, the timing generator and the column decoder, and the ASP unit is coupled to the first output terminal and the second output terminal of the CDS circuit. The first sampling-and-holding unit is coupled to the input terminal, and the second sampling-and-holding unit is coupled to the input terminal. The first level-shifting unit is coupled to the first sampling-and-holding unit, and the second level-shifting unit is coupled to the second sampling-and-holding unit. The first buffer is coupled between the first level-shifting unit and the first output terminal, and the second buffer is coupled between the second level-shifting unit and the second output terminal. The pixel array senses images for generating a sensed signal and providing a reset signal. The ASP unit amplifies a voltage difference of the first output terminal and the second output terminal, and performs analog-to-digital conversion to the amplified voltage difference of the first output terminal and the second output terminal, so as to output a digital image signal. The first sampling-and-holding unit samples or holds the sensed signal according to a first control signal, and the second sampling-and-holding unit samples or holds the reset signal according to a second control signal. The first level-shifting unit shifts a level of an output voltage of the first sampling-and-holding unit according to at least one level control signal, and the second level-shifting unit shifts a level of an output voltage of the second sampling-and-holding unit according to the level control signal. The first buffer is used for buffering an output of the first level-shifting unit, and the second buffer is used for buffing an output of the second level-shifting unit.
- According to an embodiment of the present invention, a shifting amount of the output voltage of the first sampling-and-holding unit shifted by the first level-shifting unit is equal to a shifting amount of the output voltage of the second sampling-and-holding unit shifted by the second level-shifting unit.
- According to an embodiment of the present invention, the CDS circuit further includes a first switch coupled between outputs of the first and the second sampling-and-holding units, and controlled by a hold control signal.
- According to an embodiment of the present invention, the CDS circuit further includes a first inverter used for outputting an inverted signal of the level control signal. The first level-shifting unit includes a first capacitor having one terminal coupled to the first inverter, and another terminal coupled to the first buffer and the first sampling-and-holding unit. Moreover, the second level-shifting unit further includes a second capacitor having one terminal coupled to the first inverter, and another terminal coupled to the second buffer and the second sampling-and-holding unit.
- According to an embodiment of the present invention, the first level-shifting unit includes a first capacitor, a second switch and a third switch. One terminal of the first capacitor is coupled to the second switch and the third switch, and another terminal thereof is coupled to the first buffer and the first sampling-and-holding unit. The second and the third switches are controlled by the level control signal, by which when the second switch is turned on, the third switch is then turned off, and the first capacitor receives a first voltage source via the second switch; when the third switch is turned on, the second switch is then turned off, and the first capacitor receives a second voltage source via the third switch. The second level-shifting unit includes a second capacitor, a fourth switch and a fifth switch. One terminal of the second capacitor is coupled to the fourth switch and the fifth switch, and another terminal thereof is coupled to the second buffer and the second sampling-and-holding unit. The fourth and the fifth switches are controlled by the level control signal, by which when the fourth switch is turned on, the fifth switch is then turned off, and the second capacitor receives the first voltage source via the fourth switch; when the fifth switch is turned on, the fourth switch is then turned off, and the second capacitor receives the second voltage source via the fifth switch.
- For the CDS circuit and the CMOS image sensor unit of the present invention, since the CDS circuit shifts levels of the sampled sensed signal and the sampled reset signal with equal amounts, the voltage difference of the sampled sensed signal and the reset signal remains unchanged, and their levels may fall within a linear input range by adjusting their levels. Compared to a conventional CDS circuit, a gain of the CDS circuit provided by the embodiment of the present invention is not reduced, and thus a design complexity of a rear circuit thereof is lower, and an induced noise is relatively low. Furthermore, the CMOS image sensor unit using the CDS circuit provided by the embodiment of the present invention also has these advantages.
- In order to make the aforementioned and other objects, features and advantages of the present invention comprehensible, a preferred embodiment accompanied with figures is described in detail below.
-
FIG. 1 is a block diagram illustrating a conventional CMOSimage sensor unit 10. -
FIG. 2A is a circuit diagram illustrating aCDS circuit 20 according to an embodiment of the present invention. -
FIG. 2B is a signal waveform diagram of theCDS circuit 20. -
FIG. 3A is a circuit diagram illustrating a CDS circuit 30_A according to an embodiment of the present invention. -
FIG. 3B is a circuit diagram illustrating a CDS circuit 30_B according to an embodiment of the present invention. -
FIG. 3C is a circuit diagram illustrating a CDS circuit 30_C according to an embodiment of the present invention. -
FIG. 4 is a block diagram illustrating a CMOSimage sensor unit 40 according to an embodiment of the present invention. - The present invention provides a correlated double sampling (CDS) circuit and a CMOS image sensor unit using the same. Since the CDS circuit shifts levels of a sampled sensed signal and a sampled reset signal with equal amounts, a voltage difference of the sampled sensed signal and the reset signal remains unchanged, and their levels may fall within a linear input range by adjusting their levels. In order to make features and advantages of the present invention comprehensible, in the following content, embodiments are described in detail with reference to the accompanying drawings.
- Referring to
FIG. 2A ,FIG. 2A is a circuit diagram illustrating aCDS circuit 20 according to an embodiment of the present invention. TheCDS circuit 20 has an input terminal PIX_OUT and output terminals CDS_OUT_RST and CDS_OUT_SIG. TheCDS circuit 20 includes sampling-and-holdingunits units units unit 23 is coupled to the sampling-and-holdingunit 21, and the level-shiftingunit 24 is coupled to the sampling-and-holdingunit 22. Thebuffer 25 is coupled between the level-shiftingunit 23 and the output terminal CDS_OUT_RST, and thebuffer 26 is coupled between the level-shiftingunit 24 and the output terminal CDS_OUT_SIG. Moreover, the switch S7 is coupled between outputs of the sampling-and-holdingunits - The sampling-and-holding
unit 21 samples or holds a reset signal RST according to a control signal CS_1. The sampling-and-holdingunit 21 includes a switch S1 and a capacitor C1. In the present embodiment, one terminal of the capacitor C1 is coupled to ground, another terminal thereof is coupled to an output terminal of the switch S1, and an input terminal of the switch S1 is coupled to the input terminal PIX_OUT. If an input signal of the input terminal PIX_OUT is the reset signal RST, the switch S1 is then turned on in response to the control signal CS_1, so that the reset signal RST may charge the capacitor C1 to implement the sampling operation. If the input signal of the input terminal PIX_OUT is not the reset signal RST, the switch S1 is turned off in response to the control signal CS_1, so that voltage of the reset signal RST may be held to the capacitor C1 to implement the holding operation. - The sampling-and-holding
unit 22 samples or holds a sensed signal SIG according to a control signal CS_2. The sampling-and-holdingunit 22 includes a switch S2 and a capacitor C2. In the present embodiment, one terminal of the capacitor C2 is coupled to the ground, another terminal thereof is coupled to an output terminal of the switch S2, and an input terminal of the switch S2 is coupled to the input terminal PIX_OUT. Operation of the sampling-and-holdingunit 22 is similar to that of the sampling-and-holdingunit 21, and thereof detailed description thereof will not be repeated. - The level-shifting
unit 23 shifts a level of an output voltage of the sampling-and-holdingunit 21 according to level control signals CS_21 and CS_32. In the present embodiment, the level shifting is performed according to two level control signals CS_31 and CS_32, and such number of the level control signals is not intended to limit the present invention. - In the present embodiment, the level-shifting
unit 23 includes a capacitor C3 and switches S3_1 and S3_2. One terminal of the capacitor C3 is coupled to thebuffer 25 and the sampling-and-holdingunit 21, one terminal of the switches S3_1 and S3_2 are coupled to another terminal of the capacitor C3, and the other terminals of the switches S3_1 and S3_2 are respectively coupled to a voltage source VC1 and a voltage source VC2. The switches S3_1 and S3_2 are respectively controlled by the level control signals CS_31 and CS_32. When the switch S3_2 is turned on, the switch S3_1 is then turned off, and now another terminal of the capacitor C3 is coupled to the voltage source VC2 via the switch S3_2; when the switch S3_1 is turned on, the switch S3_2 is then turned off, and now another terminal of the capacitor C3 is coupled to the voltage source VC1 via the switch S3_1. By such means, the voltage of a node A then may control a level-shifting amount thereof according to the level control signals CS_31 and CS_32, so as to achieve the level-shifting function. - The level-shifting
unit 24 shifts a level of an output voltage of the sampling-and-holdingunit 22 according to level control signals CS_41 and CS_42. In the present embodiment, the level shifting is performed according to two level control signals CS_41 and CS_42, but such number of the level control signals is not intended to limit the present invention. The level-shiftingunit 24 includes a capacitor C4, switches S4_1 and S4_2, and coupling relations thereof is similar to that of the level-shiftingunit 23, and therefore detailed description thereof will not be repeated. - It should be noted that to equalize a voltage difference of the shifted sensed signal SIG and the shifted reset signal RST to the voltage difference of the sensed signal SIG and the reset signal RST that before being shifted, the level-shifting
units - The
buffer 25 is used for buffering an output of the level-shiftingunit 23. In the present embodiment, thebuffer 25 is embodied by a source follower amplifier. Thebuffer 25 includes two P-type field effect transistors P_51 and P_52, wherein a gate of the P-type field effect transistor P_52 is coupled to a fixed bias v_bias, a drain thereof is coupled to a source of the P-type field effect transistor P_51, and a source thereof is coupled to a supply voltage source VDD. A gate of the P-type field effect transistor P_51 is coupled to the level-shiftingunit 23, and a drain thereof is coupled to the ground. - The
buffer 26 is used for buffering an output of the level-shiftingunit 24. In the present embodiment, thebuffer 26 is embodied by the source follower amplifier. Thebuffer 26 includes two P-type field effect transistors P_61 and P_62, and a coupling relation thereof is similar to that of thebuffer 25, and thereof detailed description thereof will not be repeated. - The
buffers circuits buffers - The switch S7 is controlled by a hold control signal CS_7, and is mainly used for compensating unmatched problems of the devices in the present embodiment. When the switch S7 is turned on, voltages of the nodes A and B are the same. A voltage difference of the output terminals CDS_OUT_RST and the CDS_OUT_SIG before the switch S7 being turned on minus a voltage difference of the output terminals CDS_OUT_RST and the CDS_OUT_SIG after the switch S7 being turned on may remove voltage offsets of the devices caused by the unmatched problem there between. However, if the unmatched problem of the devices is not serious, the switch S7 may be removed. If the voltage offsets of the devices caused by the unmatched problem are fixed, the switch S7 then may also be removed, and now a rear circuit of the
CDS circuit 20 may be designed to remove the fixed voltage offsets, so as to achieve a same function as described above. - Next, referring to
FIG. 2B ,FIG. 2B is a signal waveform diagram of theCDS circuit 20. When the reset signal RST is input to theCDS circuit 20 via the input terminal PIX_OUT, the sampling-and-holdingunit 21 samples the reset signal RST in response to the control signal CS_1. When the sensed signal SIG is input to theCDS circuit 20 via the input terminal PIX_OUT, the sampling-and-holdingunit 22 samples the sensed signal SIG in response to the control signal CS_2. - Now, capacitors C3 and C4 are coupled to the voltage source VC1 via the switches S3_1 and S4_1 under control of the level control signals CS_31 and CS_41. Next, the capacitors C3 and C4 are coupled to the voltage source VC2 via the switches S3_2 and S4_2 under control of the level control signals CS_32 and CS_42. By such means, voltages of the nodes A and B may simultaneously drop Δν volts, so that the voltages of the nodes A and B may fall within the linear input range of the
buffers - Moreover, when the
CDS circuit 20 is applied to the CMOS image sensor unit, theCDS circuit 20 is generally coupled to an analog-to-digital converter (ADC). When levels of the voltages of the nodes A and B are simultaneously shifted, a state ADC_STATE of the ADC is a sampling state. Next, when the switch S7 is turned on in response to the hold control signal CS_7, the state ADC_STATE of the ADC is a holding state. As described above, the voltage difference of the output terminals CDS_OUT_RST and the CDS_OUT_SIG before the switch S7 being turned on minus the voltage difference of the output terminals CDS_OUT_RST and the CDS_OUT_SIG after the switch S7 being turned on may remove voltage offsets of the devices caused by the unmatched problem therebetween. - Referring to
FIG. 2A andFIG. 2B , in case that loads of thebuffers buffers units units units buffers buffers - Next, referring to
FIG. 3A ,FIG. 3A is a circuit diagram illustrating a CDS circuit 30_A according to an embodiment of the present invention. The CDS circuit 30_A is similar to theCDS circuit 20 ofFIG. 2A , and a difference there between is that level-shifting units 33_A and 34_A only respectively have the capacitors C3 and C4, and the level-shifting units 33_A and 34_A are coupled to aninverter 38, and may respectively shift levels of the voltages of the nodes A and B according to variations of a level control signal SW. Moreover, coupling relations and operational principles of the devices are similar to that of theCDS circuit 20, and therefore detailed description thereof will not be repeated. - Referring to
FIG. 3B ,FIG. 3B is a circuit diagram illustrating a CDS circuit 30_B according to an embodiment of the present invention. A difference between the CDS circuit 30_B and the CDS circuit 30_A ofFIG. 3A is that theinverter 38 is not applied. Since the level control signal SW may be varied, during variation thereof, the voltages of the nodes A and B are consequently influenced, and accordingly levels of the voltages of the nodes A and B may be shifted. Moreover, coupling relations and operational principles of the devices of the CDS circuit 30_B are similar to that of the CDS circuit 30_A, and therefore detailed description thereof will not be repeated. - Referring to
FIG. 3C ,FIG. 3C is a circuit diagram illustrating a CDS circuit 30_C according to an embodiment of the present invention. A difference between the CDS circuit 30_C and the CDS circuit 30_A ofFIG. 3A is that theinverter 38 is moved into the level-shifting units 33_C and 34_C, so that the level-shifting unit 33_C includes the capacitor C3 and an inverter 33_C_1, and the level-shifting unit 34_C includes the capacitor C4 and an inverter 34_C_1. Moreover, coupling relations and operational principles of the devices of the CDS circuit 30_C are similar to that of the CDS circuit 30_A, and therefore detailed description thereof will not be repeated. - As to the embodiments of
FIG. 3A toFIG. 3C , if an effective load of thebuffers buffers - Finally, referring to
FIG. 4 ,FIG. 4 is a block diagram illustrating a CMOSimage sensor unit 40 according to an embodiment of the present invention. The CMOSimage sensor unit 40 includes atiming generator 41, arow decoder 42, acolumn decoder 43, apixel array 44, aCDS circuit 45 and anASP unit 46. TheCDS circuit 45 has an input terminal, a first output terminal and a second output terminal. Wherein, therow decoder 42 is coupled to thetiming generator 41, thecolumn decoder 43 is coupled to thetiming generator 41, and thepixel array 44 is coupled to therow decoder 42. TheCDS circuit 45 is coupled to thepixel array 44, thetiming generator 41 and thecolumn decoder 42, and theASP unit 46 is coupled to two output terminals of theCDS circuit 45. - The
pixel array 44 is used for sensing images to generate the sensed signal SIG and the reset signal RST. TheASP unit 46 is used for amplifying a voltage difference of the two output terminals of theCDS circuit 45, and performing an analog-to-digital conversion to the amplified voltage difference to output a digital image signal. - The
ASP unit 46 includes a programmable gain amplifier (PGA) 460 and an analog-to-digital converter (ADC) 461. ThePGA 460 is coupled to the two output terminals of theCDS circuit 45, and theADC 461 is coupled to thePGA 460. ThePGA 460 is used for amplifying the voltage difference of the two output terminals of theCDS circuit 45 according to a preset gain. TheADC 461 is used for performing the analog-to-digital conversion to an output of thePGA 460, so as to generate the digital image signal. - The
CDS circuit 45 shifts levels of the sampled sensed signal SIG and the sampled reset signal RST with equal amounts, and outputs the shifting results via buffers thereof. An embodiment of theCDS circuit 45 may be one of theCDS circuits 20, 30_A, 30_B and 30_C ofFIG. 2A andFIGS. 3A˜3C , however these implementations do not intend to limit the scoped of the present invention. - In summary, for the CDS circuit and the CMOS image sensor unit of the present invention, since the CDS circuit shifts levels of the sampled sensed signal and the sampled reset signal with equal amounts, the voltage difference of the sampled sensed signal and the sampled reset signal remains unchanged, though their levels may fall within the linear input range by adjusting their levels. Compared to a conventional CDS circuit, a gain of the CDS circuit provided by the embodiment of the present invention is not reduced, and thus a design complexity of a follow-up circuit is lower, and an induced noise is relatively low. Furthermore, the CMOS image sensor unit using the CDS circuit provided by the embodiment of the present invention also has these advantages.
- It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Claims (19)
1. A correlated double sampling (CDS) circuit, having an input terminal, a first output terminal and a second output terminal, comprising:
a first sampling-and-holding unit, coupled to the input terminal, configured to sample or hold a sensed signal according to a first control signal;
a second sampling-and-holding unit, coupled to the input terminal, configured to sample or hold a reset signal according to a second control signal;
a first level-shifting unit, coupled to the first sampling-and-holding unit, configured to shift a level of an output voltage of the first sampling-and-holding unit according to at least one level control signal;
a second level-shifting unit, coupled to the second sampling-and-holding unit, configured to shift a level of an output voltage of the second sampling-and-holding unit according to the level control signal;
a first buffer, coupled between the first level-shifting unit and the first output terminal, for buffering an output of the first level-shifting unit; and
a second buffer, coupled between the second level-shifting unit and the second output terminal, for buffering an output of the second level-shifting unit.
2. The CDS circuit as claimed in claim 1 , wherein a shifting amount of the output voltage of the first sampling-and-holding unit shifted by the first level-shifting unit is equal to a shifting amount of the output voltage of the second sampling-and-holding unit shifted by the second level-shifting unit.
3. The CDS circuit as claimed in claim 1 further comprising:
a first switch, coupled between outputs of the first sampling-and-holding unit and the second sampling-and-holding unit, and controlled by a hold control signal.
4. The CDS circuit as claimed in claim 1 , wherein the first level-shifting unit comprises a first capacitor having a terminal coupled to the level control signal, and another terminal coupled to the first buffer and the first sampling-and-holding unit; and the second level-shifting unit comprises a second capacitor having a terminal coupled to the level control signal, and another terminal coupled to the second buffer and the second sampling-and-holding unit.
5. The CDS circuit as claimed in claim 4 further comprises a first inverter coupled to the first capacitor and the second capacitor, and configured to output an inverted signal of the level control signal to the first and second capacitors.
6. The CDS circuit as claimed in claim 1 , wherein the first level-shifting unit comprises a first inverter and a first capacitor, the first inverter receives the level control signal and outputs an inverted signal of the level control signal, a terminal of the first capacitor is coupled to the first inverter, and another terminal thereof is coupled to the first buffer and the first sampling-and-holding unit; the second level-shifting unit comprises a second inverter and a second capacitor, the second inverter receives the level control signal and outputs an inverted signal of the level control signal, a terminal of the second capacitor is coupled to the second inverter, and another terminal thereof is coupled to the second buffer and the second sampling-and-holding unit.
7. The CDS circuit as claimed in claim 1 , wherein the first level-shifting unit comprises a first capacitor, a second switch and a third switch, wherein a terminal of the first capacitor is coupled to the second switch and the third switch, and another terminal thereof is coupled to the first buffer and the first sampling-and-holding unit; the second switch and the third switch are controlled by the level control signal, wherein when the second switch is turned on, the third switch is then turned off, and the first capacitor receives a first voltage source via the second switch; when the third switch is turned on, the second switch is then turned off, and the first capacitor receives a second voltage source via the third switch; the second level-shifting unit comprises a second capacitor, a fourth switch and a fifth switch, wherein a terminal of the second capacitor is coupled to the fourth switch and the fifth switch, and another terminal thereof is coupled to the second buffer and the second sampling-and-holding unit; the fourth switch and the fifth switch are controlled by the level control signal, wherein when the fourth switch is turned on, the fifth switch is then turned off, and the second capacitor receives the first voltage source via the fourth switch; when the fifth switch is turned on, the fourth switch is then turned off, and the second capacitor receives the second voltage source via the fifth switch.
8. The CDS circuit as claimed in claim 1 , wherein the first sampling-and-holding unit comprises a sixth switch and a third capacitor, wherein a terminal of the third capacitor is coupled to the sixth switch and the first level-shifting unit, and the sixth switch is couple to the input terminal and controlled by the first control signal; the second sampling-and-holding unit comprises a seventh switch and a fourth capacitor, wherein a terminal of the fourth capacitor is coupled to the seventh switch and the second level-shifting unit, and the seventh switch is couple to the input terminal and controlled by the second control signal.
9. The CDS circuit as claimed in claim 1 , wherein the first buffer and the second buffer are source follower amplifiers.
10. A complementary metal-oxide-semiconductor (CMOS) image sensor unit, comprising:
a timing generator;
a row decoder, coupled to the timing generator;
a column decoder, coupled to the timing generator;
a pixel array, coupled to the row decoder, for sensing images to generate a sensed signal and a reset signal;
a CDS circuit, coupled to the pixel array, the timing generator and the column decoder, having an input terminal, a first output terminal and a second output terminal, and comprising:
a first sampling-and-holding unit, coupled to the input terminal, configured to sample or hold the sensed signal according to a first control signal;
a second sampling-and-holding unit, coupled to the input terminal, configured to sample or hold the reset signal according to a second control signal;
a first level-shifting unit, coupled to the first sampling-and-holding unit, configured to shift a level of an output voltage of the first sampling-and-holding unit according to at least one level control signal;
a second level-shifting unit, coupled to the second sampling-and-holding unit, configured to shift a level of an output voltage of the second sampling-and-holding unit according to the level control signal;
a first buffer, coupled between the first level-shifting unit and the first output terminal, for buffering an output of the first level-shifting unit; and
a second buffer, coupled between the second level-shifting unit and the second output terminal, for buffering an output of the second level-shifting unit; and
an analog signal processing (ASP) unit, coupled to the first output terminal and the second output terminal of the CDS circuit, for amplifying a voltage difference of the first output terminal and the second output terminal, and performing an analog-to-digital conversion to the amplified voltage difference of the first output terminal and the second output terminal, so as to output a digital image signal.
11. The CMOS image sensor unit as claimed in claim 10 , wherein a shifting amount of the output voltage of the first sampling-and-holding unit shifted by the first level-shifting unit is equal to a shifting amount of the output voltage of the second sampling-and-holding unit shifted by the second level-shifting unit.
12. The CMOS image sensor unit as claimed in claim 10 , wherein the CDS circuit further comprises:
a first switch, coupled between outputs of the first sampling-and-holding unit and the second sampling-and-holding unit, and controlled by a hold control signal.
13. The CMOS image sensor unit as claimed in claim 10 , wherein the first level-shifting unit comprises a first capacitor having a terminal coupled to the level control signal, and another terminal coupled to the first buffer and the first sampling-and-holding unit; and the second level-shifting unit comprises a second capacitor having a terminal coupled to the level control signal, and another terminal coupled to the second buffer and the second sampling-and-holding unit.
14. The CMOS image sensor unit as claimed in claim 13 , wherein the CDS circuit further comprises a first inverter coupled to the first capacitor and the second capacitor, and configured to output an inverted signal of the level control signal to the first and second capacitors.
15. The CMOS image sensor unit as claimed in claim 10 , wherein the first level-shifting unit comprises a first inverter and a first capacitor, the first inverter receives the level control signal and outputs an inverted signal of the level control signal, a terminal of the first capacitor is coupled to the first inverter, and another terminal thereof is coupled to the first buffer and the first sampling-and-holding unit; the second level-shifting unit comprises a second inverter and a second capacitor, the second inverter receives the level control signal and outputs an inverted signal of the level control signal, a terminal of the second capacitor is coupled to the second inverter, and another terminal thereof is coupled to the second buffer and the second sampling-and-holding unit.
16. The CMOS image sensor unit as claimed in claim 10 , wherein the first level-shifting unit comprises a first capacitor, a second switch and a third switch, wherein a terminal of the first capacitor is coupled to the second switch and the third switch, and another terminal thereof is coupled to the first buffer and the first sampling-and-holding unit; the second switch and the third switch are controlled by the level control signal, wherein when the second switch is turned on, the third switch is then turned off, and the first capacitor receives a first voltage source via the second switch; when the third switch is turned on, the second switch is then turned off, and the first capacitor receives a second voltage source via the third switch; the second level-shifting unit comprises a second capacitor, a fourth switch and a fifth switch, wherein a terminal of the second capacitor is coupled to the fourth switch and the fifth switch, and another terminal thereof is coupled to the second buffer and the second sampling-and-holding unit; the fourth switch and the fifth switch are controlled by the level control signal, wherein when the fourth switch is turned on, the fifth switch is then turned off, and the second capacitor receives the first voltage source via the fourth switch; when the fifth switch is turned on, the fourth switch is then turned off, and the second capacitor receives the second voltage source via the fifth switch.
17. The CMOS image sensor unit as claimed in claim 10 , wherein the first sampling-and-holding unit comprises a sixth switch and a third capacitor, wherein a terminal of the third capacitor is coupled to the sixth switch and the first level-shifting unit, and the sixth switch is couple to the input terminal and controlled by the first control signal; the second sampling-and-holding unit comprises a seventh switch and a fourth capacitor, wherein a terminal of the fourth capacitor is coupled to the seventh switch and the second level-shifting unit, and the seventh switch is couple to the input terminal and controlled by the second control signal.
18. The CMOS image sensor unit as claimed in claim 10 , wherein the first buffer and the second buffer are source follower amplifiers.
19. The CMOS image sensor unit as claimed in claim 10 , wherein the ASP unit comprises:
a programmable gain amplifier, coupled to the first output terminal and the second output terminal, for amplifying the voltage difference of the first output terminal and the second output terminal according to a preset gain; and
an analog-to-digital converter, coupled to the programmable gain amplifier, for performing an analog-to digital conversion to an output of the programmable gain amplifier, so as to generate the digital image signal.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW097111537A TWI382758B (en) | 2008-03-28 | 2008-03-28 | Correlated double sampling circuit and cmos image sensor unit |
TW97111537A | 2008-03-28 | ||
TW97111537 | 2008-03-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20090244335A1 true US20090244335A1 (en) | 2009-10-01 |
US8081243B2 US8081243B2 (en) | 2011-12-20 |
Family
ID=41116566
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/125,914 Expired - Fee Related US8081243B2 (en) | 2008-03-28 | 2008-05-23 | Correlated double sampling circuit and CMOS image sensor unit |
Country Status (2)
Country | Link |
---|---|
US (1) | US8081243B2 (en) |
TW (1) | TWI382758B (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100165211A1 (en) * | 2008-10-17 | 2010-07-01 | Pi-Chang Chiu | Electronic card connector, level-shifting device and digital television receiver |
JP2014053858A (en) * | 2012-09-10 | 2014-03-20 | Toshiba Corp | Semiconductor integrated circuit and image sensor |
US8743258B2 (en) | 2010-11-29 | 2014-06-03 | Samsung Electronics Co., Ltd. | Correlated double sampling circuit, method thereof and devices having the same |
US20150109505A1 (en) * | 2013-10-18 | 2015-04-23 | Canon Kabushiki Kaisha | Image sensor, image sensing device, camera, and method of driving image sensing device |
US20160037108A1 (en) * | 2013-07-09 | 2016-02-04 | Panasonic Corporation | Switched capacitor circuit and method for driving the same |
CN106162002A (en) * | 2015-04-23 | 2016-11-23 | 原相科技股份有限公司 | There is image sensing circuit and the control method thereof of power noise filtering function |
US10554919B2 (en) * | 2015-05-07 | 2020-02-04 | Korea University Research And Business Foundation | Image sensor for extracting edge information |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6053362B2 (en) * | 2012-07-11 | 2016-12-27 | キヤノン株式会社 | Imaging device and imaging apparatus |
US9016578B2 (en) | 2013-05-14 | 2015-04-28 | Symbol Technologies, Inc. | Apparatus for and method of electro-optically reading a target in the presence of ambient light by suppressing the ambient light |
US8967478B2 (en) | 2013-05-16 | 2015-03-03 | Symbol Technologies, Inc. | Apparatus for and method of electro-optically reading a target in the presence of ambient light by rejecting the ambient light |
KR102195409B1 (en) | 2014-05-29 | 2020-12-30 | 삼성전자주식회사 | Device and method for lamp signal calibration and image sensor using the same |
US9525837B1 (en) | 2015-09-17 | 2016-12-20 | Sony Semiconductor Solutions Corporation | Dual sample-and-hold circuit with resistive gain |
KR20170119764A (en) * | 2016-04-19 | 2017-10-30 | 에스케이하이닉스 주식회사 | Comparator and operating method, and cmos image sensor thereof using that |
KR20200142169A (en) | 2019-06-12 | 2020-12-22 | 삼성전자주식회사 | Analog-digital converter and image sensor including thereof |
TWI792958B (en) * | 2022-03-24 | 2023-02-11 | 瑞昱半導體股份有限公司 | Source follower circuit |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5736886A (en) * | 1996-02-06 | 1998-04-07 | Analog Devices, Inc. | Input clamping method and apparatus with a correlated double-sampling circuit |
US5965871A (en) * | 1997-11-05 | 1999-10-12 | Pixart Technology, Inc. | Column readout multiplexer for CMOS image sensors with multiple readout and fixed pattern noise cancellation |
US6018364A (en) * | 1996-02-06 | 2000-01-25 | Analog Devices Inc | Correlated double sampling method and apparatus |
US6421085B1 (en) * | 1998-04-14 | 2002-07-16 | Eastman Kodak Company | High speed CMOS imager column CDS circuit |
US20030001075A1 (en) * | 2001-06-22 | 2003-01-02 | Subhashish Mukherjee | Analog pre-processor |
US7133074B1 (en) * | 1999-09-28 | 2006-11-07 | Zoran Corporation | Image sensor circuits including sampling circuits used therein for performing correlated double sampling |
-
2008
- 2008-03-28 TW TW097111537A patent/TWI382758B/en not_active IP Right Cessation
- 2008-05-23 US US12/125,914 patent/US8081243B2/en not_active Expired - Fee Related
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5736886A (en) * | 1996-02-06 | 1998-04-07 | Analog Devices, Inc. | Input clamping method and apparatus with a correlated double-sampling circuit |
US6018364A (en) * | 1996-02-06 | 2000-01-25 | Analog Devices Inc | Correlated double sampling method and apparatus |
US5965871A (en) * | 1997-11-05 | 1999-10-12 | Pixart Technology, Inc. | Column readout multiplexer for CMOS image sensors with multiple readout and fixed pattern noise cancellation |
US6421085B1 (en) * | 1998-04-14 | 2002-07-16 | Eastman Kodak Company | High speed CMOS imager column CDS circuit |
US7133074B1 (en) * | 1999-09-28 | 2006-11-07 | Zoran Corporation | Image sensor circuits including sampling circuits used therein for performing correlated double sampling |
US20030001075A1 (en) * | 2001-06-22 | 2003-01-02 | Subhashish Mukherjee | Analog pre-processor |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100165211A1 (en) * | 2008-10-17 | 2010-07-01 | Pi-Chang Chiu | Electronic card connector, level-shifting device and digital television receiver |
US8312505B2 (en) * | 2008-10-17 | 2012-11-13 | Wistron Corporation | Electronic card connector, level-shifting device and digital television receiver |
US8743258B2 (en) | 2010-11-29 | 2014-06-03 | Samsung Electronics Co., Ltd. | Correlated double sampling circuit, method thereof and devices having the same |
US9055250B2 (en) | 2010-11-29 | 2015-06-09 | Samsung Electronics Co., Ltd. | Correlated double sampling circuit, method thereof and devices having the same |
JP2014053858A (en) * | 2012-09-10 | 2014-03-20 | Toshiba Corp | Semiconductor integrated circuit and image sensor |
US20160037108A1 (en) * | 2013-07-09 | 2016-02-04 | Panasonic Corporation | Switched capacitor circuit and method for driving the same |
US9491385B2 (en) * | 2013-07-09 | 2016-11-08 | Panasonic Corporation | Switched capacitor circuit and method for driving the same |
US20150109505A1 (en) * | 2013-10-18 | 2015-04-23 | Canon Kabushiki Kaisha | Image sensor, image sensing device, camera, and method of driving image sensing device |
US9667892B2 (en) * | 2013-10-18 | 2017-05-30 | Canon Kabushiki Kaisha | Image sensor, image sensing device, camera, and method of driving image sensing device |
CN106162002A (en) * | 2015-04-23 | 2016-11-23 | 原相科技股份有限公司 | There is image sensing circuit and the control method thereof of power noise filtering function |
US10554919B2 (en) * | 2015-05-07 | 2020-02-04 | Korea University Research And Business Foundation | Image sensor for extracting edge information |
Also Published As
Publication number | Publication date |
---|---|
US8081243B2 (en) | 2011-12-20 |
TW200942023A (en) | 2009-10-01 |
TWI382758B (en) | 2013-01-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8081243B2 (en) | Correlated double sampling circuit and CMOS image sensor unit | |
JP5893573B2 (en) | Solid-state imaging device | |
US7573518B2 (en) | Solid-state image pickup device and control method thereof | |
US8310578B2 (en) | Image sensors and methods with column readout circuits | |
US7375672B2 (en) | Analog-to-digital conversion method, analog-to-digital converter, semiconductor device for detecting distribution of physical quantity, and electronic apparatus | |
JP6319946B2 (en) | Solid-state imaging device and imaging system | |
US7297925B2 (en) | Photoelectric conversion device having holding circuits for temporarily holding the readouts from amplification circuits | |
JP6385192B2 (en) | Imaging apparatus, imaging system, and driving method of imaging system | |
US20050057389A1 (en) | Ramp generation with capacitors | |
US9344652B2 (en) | Photoelectric conversion apparatus and image pickup system including an ad conversion unit to convert a signal into a digital signal | |
JP2011004390A (en) | Imaging device, imaging system, and method for driving imaging device | |
KR20080107295A (en) | A/d conversion circuit, control method thereof, solid-state imaging device, and imaging apparatus | |
US20090251579A1 (en) | Image Sensor Circuit | |
JP2001230974A (en) | Solid-state image pickup device and image pickup system | |
US20150296163A1 (en) | Image capturing apparatus and image capturing system | |
JP2016005054A (en) | Solid-state image pickup device | |
US10044964B2 (en) | Column signal processing unit with driving method for photoelectric conversion apparatus, photoelectric conversion apparatus, and image pickup system | |
JP2005295346A (en) | Amplification type solid-state imaging apparatus | |
US8189079B2 (en) | Imaging apparatus and method | |
JP6808564B2 (en) | Signal processing devices and methods, image sensors, and image pickup devices | |
US8009212B2 (en) | Image processing system with a 4-T pixel and method thereof capable of reducing fixed pattern noise | |
JP6422319B2 (en) | Imaging apparatus and imaging system using the same | |
US7388608B2 (en) | Sample and hold circuit and active pixel sensor array sampling system utilizing same | |
CN101557456B (en) | Correlated duplex-sampling circuit and complementary metal oxide semiconductor (CMOS) image sensing unit | |
JP4354081B2 (en) | XY address selection type solid-state imaging device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NOVATEK MICROELECTRONICS CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHOU, KUO-YU;REEL/FRAME:021011/0454 Effective date: 20080516 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20151220 |