US20090231048A1 - Bias circuit to stabilize oscillation in ring oscillator, oscillator, and method to stabilize oscillation in ring oscillator - Google Patents
Bias circuit to stabilize oscillation in ring oscillator, oscillator, and method to stabilize oscillation in ring oscillator Download PDFInfo
- Publication number
- US20090231048A1 US20090231048A1 US12/073,958 US7395808A US2009231048A1 US 20090231048 A1 US20090231048 A1 US 20090231048A1 US 7395808 A US7395808 A US 7395808A US 2009231048 A1 US2009231048 A1 US 2009231048A1
- Authority
- US
- United States
- Prior art keywords
- replica
- bias
- voltage
- controlled
- nodes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 35
- 230000010355 oscillation Effects 0.000 title claims abstract description 23
- 230000001419 dependent effect Effects 0.000 claims description 8
- 239000004065 semiconductor Substances 0.000 claims description 3
- 239000003990 capacitor Substances 0.000 description 10
- 239000013078 crystal Substances 0.000 description 4
- 230000003071 parasitic effect Effects 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000010076 replication Effects 0.000 description 2
- 238000004458 analytical method Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 230000003442 weekly effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
- H03K3/011—Modifications of generator to compensate for variations in physical values, e.g. voltage, temperature
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/03—Astable circuits
- H03K3/0315—Ring oscillators
- H03K3/0322—Ring oscillators with differential cells
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L1/00—Stabilisation of generator output against variations of physical values, e.g. power supply
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/00078—Fixed delay
- H03K2005/00123—Avoiding variations of delay due to integration tolerances
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/00078—Fixed delay
- H03K2005/0013—Avoiding variations of delay due to power supply
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/00078—Fixed delay
- H03K2005/00143—Avoiding variations of delay due to temperature
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/0015—Layout of the delay element
- H03K2005/00195—Layout of the delay element using FET's
- H03K2005/00202—Layout of the delay element using FET's using current mirrors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/0015—Layout of the delay element
- H03K2005/00195—Layout of the delay element using FET's
- H03K2005/00208—Layout of the delay element using FET's using differential stages
Definitions
- This invention relates to integrated circuit oscillators using CMOS processes. More specifically, this invention relates to bias circuits to stabilize oscillation in ring oscillators and to oscillators that generate output frequencies that remain stable independent of process, temperature, and supply voltage variations. This invention also relates to methods to stabilize oscillation in ring oscillators.
- Oscillators are used for timing controls in various applications. Usually, crystal based oscillators are used where frequency accuracy is very critical. Non-crystal oscillators show huge variations in frequency due to variations in device parameters with temperature, process, and supply voltage. There is a need for non-crystal, standalone oscillators with a fairly good level of frequency stability where the conditions are not so stringent as to necessitate the use of crystal based oscillators.
- Such BJT based compensation circuits are not only large in area but also involve complex processing steps which make them unfeasible in simple CMOS processes.
- a reference clock is also used in some cases to stabilize the output frequency. Further, these compensation circuits require precise tuning of various parameters and/or do not ensure sufficiently high frequency stability.
- the exemplary embodiments aim to solve the problems described above.
- the exemplary embodiments provide bias circuits and methods to stabilize oscillation in ring oscillators, i.e., to suppress the dependency of oscillation frequency on process, temperature, and supply voltage, using only basic CMOS processes, without using special devices like BJTs, inductors, etc.
- the exemplary embodiments also provide oscillators with stabilized oscillation without using special devices.
- a bias circuit to stabilize oscillation in a ring oscillator that includes a plurality of differential delay cells having respective pairs of input nodes and output nodes and connected in series to form a ring.
- Each of the differential delay cells includes a pair of input transistors having gates connected to respective ones of the input nodes, sources coupled with each other, and drains connected to respective ones of the output nodes, a pair of voltage-controlled resistors connected between a power-supply line and respective ones of the output nodes, and a common current source that supplies a bias current controlled by a second bias voltage to the pair of input transistors.
- Each of the voltage-controlled resistors has an effective resistance dependent on a first bias voltage.
- the bias circuit includes a replica arm that includes a replica of one of the voltage-controlled resistors connected between the power-supply line and a first control node, and a first replica of the common current source that supplies a first replica bias current controlled by the second bias voltage to the replica of one of the voltage-controlled resistors; a resistor arm that includes a fixed resistor connected between the power-supply line and a second control node, and a second replica of the common current source that supplies a second replica bias current controlled by the second bias voltage to the fixed resistor; and a control circuit that adjusts the second bias voltage such that voltages at the first and the second control nodes are the same.
- the bias circuit supplies to the differential delay cells the first bias voltage from one of the first and the second control nodes and the second bias voltage from the control circuit.
- the second replica bias current may be larger than the first replica bias current.
- the delay cells and the bias circuit, except for the fixed resistor may be integrated in a single integrated circuit chip, and the fixed resistor may be provided as an off-chip resistor.
- the ring oscillator includes a plurality of differential delay cells having respective pairs of input nodes and output nodes and connected in series to form a ring.
- Each of the differential delay cells includes a pair of input transistors having gates connected to respective ones of the input nodes, sources coupled with each other, and drains connected to respective ones of the output nodes; a pair of voltage-controlled resistors connected between a power-supply line and respective ones of the output nodes; and a common current source that supplies a bias current controlled by a second bias voltage to the pair of input transistors.
- Each of the voltage-controlled resistors has an effective resistance dependent on a first bias voltage.
- the bias circuit includes a replica arm that includes a replica of one of the voltage-controlled resistors connected between the power-supply line and a first control node, and a first replica of the common current source that supplies a first replica bias current controlled by the second bias voltage to the replica of one of the voltage-controlled resistors; a resistor arm that includes a fixed resistor connected between the power-supply line and a second control node, and a second replica of the common current source that supplies a second replica bias current controlled by the second bias voltage to the fixed resistor; and a control circuit that adjusts the second bias voltage such that voltages at the first and the second control nodes are the same.
- the bias circuit supplies to the differential delay cells the first bias voltage from one of the first and the second control nodes and the second bias voltage from the control circuit.
- various exemplary embodiments provide a single-chip oscillator including a single semiconductor integrated circuit chip, a ring oscillator integrated in the single integrated circuit chip, and a bias circuit integrated in the single integrated circuit chip.
- the bias circuit includes a replica arm that includes a replica of one of the voltage-controlled resistors connected between the power-supply line and a first control node, and a first replica of the common current source that supplies a first replica bias current controlled by the second bias voltage to the replica of one of the voltage-controlled resistors; a resistor arm that includes a pair of terminals to connect an off-chip fixed resistor between the power-supply line and a second control node, and a second replica of the common current source that supplies a second replica bias current controlled by the second bias voltage to the off-chip fixed resistor; and a control circuit that adjusts the second bias voltage such that voltages at the first and the second control nodes are the same,
- various exemplary embodiments provide a method to stabilize oscillation in a ring oscillator that includes a plurality of differential delay cells having respective pairs of input nodes and output nodes and connected in series to form a ring.
- Each of the differential delay cells includes a pair of input transistors having gates connected to respective ones of the input nodes, sources coupled with each other, and drains connected to respective ones of the output nodes, a pair of voltage-controlled resistors connected between a power-supply line and respective ones of the output nodes, and a common current source that supplies a bias current controlled by a second bias voltage to the pair of input transistors.
- Each of the voltage-controlled resistors has an effective resistance dependent on a first bias voltage.
- the method includes providing a bias circuit including a replica arm that includes a replica of one of the voltage-controlled resistors connected between the power-supply line and a first control node, and a first replica of the common current source that supplies a first replica bias current controlled by the second bias voltage to the replica of one of the voltage-controlled resistors; a resistor arm that includes a fixed resistor connected between the power-supply line and a second control node, and a second replica of the common current source that supplies a second replica bias current controlled by the second bias voltage to the fixed resistor.
- the method further includes adjusting the second bias voltage such that voltages at the first and the second control nodes are the same, and supplying to the differential delay cells the first bias voltage from one of the first and the second control nodes and the adjusted second bias voltage.
- various exemplary embodiments provide a method to stabilize oscillation in a ring oscillator comprising a plurality of differential delay cells having respective pairs of input nodes and output node and connected in series to form a ring.
- the method includes providing a bias circuit including a replica arm that includes a replica of one of the voltage-controlled resistors connected between the power-supply line and a first control node, and a first replica of the common current source that supplies a first replica bias current controlled by the second bias voltage to the replica of one of the voltage-controlled resistors.
- the method further includes adjusting the second bias voltage such that an effective resistance of the replica of one of the voltage-controlled resistors is equal to a predetermined value, and supplying to the differential delay cells the first bias voltage from the first control node and the adjusted second bias voltage.
- FIG. 1 shows a schematic construction of an exemplary ring oscillator
- FIG. 2 shows an exemplary delay cell to be used in the exemplary ring oscillator
- FIG. 3 shows an exemplary block diagram of an oscillator including a ring oscillator and a bias block
- FIG. 4 shows an exemplary bias circuit that may be incorporated in the bias block
- FIG. 5 shows a small signal equivalent circuit of an exemplary bias circuit shown in FIG. 4 ;
- FIG. 6 shows another exemplary bias circuit.
- FIG. 1 illustrates a three-stage ring oscillator 100 based on differential delay cells, Delay 1 102 , Delay 2 104 , and Delay 3 106 , which are connected in series to form a ring.
- FIG. 2 An exemplary delay cell 10 is illustrated in FIG. 2 .
- Input NMOS transistors M 210 and M 220 form a differential pair.
- the input transistors M 210 and M 220 have gates connected to input nodes INp and INn, respectively, sources coupled with each other, and drains connected to output nodes OUTn and OUTp, respectively.
- a common bias current source 200 constructed with a NMOS transistor M 202 , whose gate is biased at a bias voltage VN, is provided between sources of the input transistors and the GND power-supply line.
- the common bias current source 200 supplies a bias current Ix, which is controlled by the bias voltage VN, to the pair of input transistors M 210 and M 220 .
- the bias current Ix is switched between the two arms of each differential pair as the oscillator runs and these currents charge and discharge the load capacitors 250 and 260 at the output nodes OUTn and OUTp.
- the capacitive loads 250 and 260 may be, for example, MOS capacitors connected to ground GND.
- Each arm of the differential pair has a symmetrical load 230 or 240 connected between the VDD power-supply line and the output node OUTn or OUTp.
- Each of the symmetrical loads 230 and 240 includes two transistors; a diode-connected PMOS transistor M 232 connected in parallel with another PMOS transistor M 234 whose gate is biased at a bias voltage VP, which together provide better linearity as compared to a single transistor.
- An effective resistance of the symmetrical load 230 or 240 i.e., a ratio of voltage drop across the load and bias current flowing in the load
- the symmetrical load operates as a voltage-controlled resistor having an effective resistance controlled by the bias voltage VP.
- the design of a complete oscillator based on this scheme is shown in FIG. 3 .
- the bias block 400 supplies bias voltages VP and VN to the ring oscillator 100 .
- the level shifter and buffer 300 outputs the oscillation signal to various blocks (not shown) integrated within a semiconductor integrated circuit.
- each delay cell 10 has sufficient gain, then the circuit will oscillate because of positive feedback.
- a signal with a voltage level of VDD is supplied to the input node INp of the delay cell 10 , corresponding input NMOS transistor M 210 is turned on completely and draws all the bias current 1 ⁇ through it.
- the bias voltages VN and VP are set such that a voltage drop of VDD-VP is developed when all the bias current Ix flows through one of the symmetrical loads.
- the delay of each cell is a function of output voltage swing, bias current, input transistor transconductance, and capacitive and resistive loads at the output nodes.
- the frequency of oscillation is a complex function of voltage swing, capacitive load, resistive load, bias current, and input transistor transconductance.
- this frequency of oscillation is given by the following equation.
- Ix is the bias current in each stage
- N is the number of stages
- Cp is the capacitance at each output node.
- This frequency is a function of number of stages, voltage swing, bias current, and load capacitance of each delay cell.
- voltage swing and bias current will vary with process, temperature, and supply voltage variation.
- equation (1) indicates that the output frequency of this oscillator 100 is controlled by setting bias current Ix and voltage swing VDD-VP.
- the ratio of voltage swing to bias current can be kept constant using a bias circuit provided in the bias block 400 that supplies bias voltages VP and VN to the delay cells 10 .
- FIG. 4 shows an exemplary embodiment of the bias circuit.
- the exemplary bias circuit 40 includes a replica arm 42 and a resistor arm 44 .
- the replica arm 42 is shown on the left and includes a symmetrical load 410 connected between the VDD power-supply line and a node C 1 (first control node) and a current source 420 that supplies a bias current Irep to the symmetrical load 410 .
- This arm may be an exact replica of an arm of a delay cell 10 . That is, the current source 420 of the replica arm 42 may be constructed with a NMOS transistor having the same size as that of the transistor M 202 in the delay cell 10 . And the symmetrical load 410 of the replica arm 42 may be constructed with two PMOS transistors M 412 and M 414 having the same sizes as those of the transistors that construct the symmetrical loads 230 and 240 of the delay cell 10 . In this case, the bias current of the replica arm Irep is equal to the bias current Ix of the delay cell 10 , because the same bias voltage VN is supplied to the current source transistor of the replica arm 42 and that of the delay cell 10 .
- the replica arm 42 can be made with different transistor sizes but the bias current Irep needs to be changed proportionately. For example, if replica transistors that are half the size of the transistors in the delay cell are used, then the bias current is also reduced by half. Because the same bias voltage VN is supplied to the current source transistor of the replica arm 42 and that of the delay cell 10 , the bias current can be reduced or increased in proportion to a ratio of sizes of the current source transistors.
- the replica arm 42 generates the bias voltage VP at the node C 1 to which one of the terminals of the symmetrical load 410 is connected.
- the drain of the transistor M 414 whose gate is biased with the bias voltage VP, is connected to the node C 1 that generates the bias voltage VP.
- the resistor arm 44 includes an off-chip resistor 430 (or an external resistor R EXT ) connected between the VDD power-supply line and a node C 2 (second control node) and a mirror current source 440 .
- the mirror current source 440 mirrors the current flowing in the replica arm Irep into the current Ires flowing in the resistor arm 44 . Accordingly, the current in the resistor arm Ires is equal to or proportional to the current in the replica arm Irep and is also equal to or proportional to the current in the delay cell Ix.
- the bias circuit of FIG. 4 provides bias voltages VN to bias current transistor M 202 and VP to symmetrical loads 230 and 240 in the delay cells 10 of FIG. 2 , such that the ratio of output voltage swing to bias current is maintained constant.
- This circuit achieves the same by referring the ratio of voltage swing and bias current to the off-chip resistor 430 .
- Bias current is mirrored using current source 440 .
- Voltage drop across the off-chip resistor 430 and voltage drop across the replica of the symmetrical load 410 are forced to be equal by using a control circuit including an op-amp 450 in feedback.
- op-amp 450 adjusts bias voltage VN such that voltages at the first control node C 1 in the replica arm 42 and the second control node C 2 in the resistor arm 44 are the same.
- op-amp 450 adjusts bias voltage VN such that an effective resistance of the symmetrical load 410 (i.e., a ratio of voltage drop across the load and bias current flowing in the load) is equal to a predetermined value, which is equal to or proportional to the value of off-chip resistor 430 .
- this bias circuit maintains the ratio of VDD-VP to the bias current for the symmetrical load equal to or proportional to the value of the external resistor.
- the bias current and voltage swing are related by the following equation.
- the ratio of the size of the transistor in the mirror current source 440 in the resistor arm 44 and the size of bias current source transistor M 202 in the delay cell 10 determine the constant k.
- the exemplary bias circuit shown in FIG. 4 also contains two transistors 460 and 470 , which are replicas of the input transistors M 210 and M 220 of each delay cell 10 . Their gates are connected to VDD. They thus set the drain voltages of transistors in the current sources 420 and 440 to the same value as that of the current source transistor M 202 in the delay cells when one of their arms carries all the bias current. This ensures that the replication of the delay cell arm by the bias circuit arm is very good and the bias currents in the delay cells 10 and those in the bias circuit 40 are now exactly matched.
- the frequency of oscillation now depends only on the value of external resistor 430 and the load capacitance at the output nodes of the delay cells 10 . If we assume that external resistor is ideal, then the oscillation frequency is only a function of load capacitance.
- This oscillator occupies a very small area of around 100 ⁇ 50 ⁇ m and consumes 2 mA of maximum current.
- This architecture is independent of process technologies and output frequencies, and does not need any special components like BJTs, inductance, etc.
- the output frequency is also a function of parasitic capacitance at the output nodes of each delay cell. If the value of capacitors is very large compared to the value of parasitic capacitances at the output nodes, then the effect of parasitic capacitance variation on the frequency will be negligible. This may be feasible when frequency of oscillation required is not very high or if the restriction on total current drawn is not very stringent.
- the output frequency becomes further stable by using MIM (metal-insulator-metal) capacitors, because variation of a MIM capacitor is small across process, temperature, and supply voltage variations.
- the exemplary embodiment described above utilizes an off-chip resistor, which is advantageous in minimizing the frequency variation.
- Other components in the bias circuit 40 may be integrated in a single integrated circuit chip in which the ring oscillator 100 including delay cells 10 is integrated, in order to ensure good replication of delay cell arms by the arms in the bias circuit 40 .
- a single-chip integrated circuit including the ring oscillator and the bias circuit which has a pair of terminals (resistor terminals) to connect the off-chip resistor, is realized.
- the external resistor can be replaced with an internal resistor, such as a poly resistor, and can be connected internally to the resistor terminals.
- an internal resistor such as a poly resistor
- the bias circuit 40 of FIG. 4 includes two loops, one of which is a negative feedback loop formed between positive input of the op-amp 450 through VN and back to the positive input, and the other is a positive feedback loop formed between negative input of the op-amp 450 through VN and back to the negative input.
- Small signal equivalent circuit for this bias circuit is shown in FIG. 5 .
- the circuit is designed such that the gain along the negative feedback loop is higher, thus giving a net negative feedback for the combined loop. To achieve higher gain for the negative feedback loop across all frequency until total gain drops to zero, the pole at the external resistor must be shifted far away from the positive loop. That is, roll off of the positive loop should happen earlier than that of the negative loop.
- the parasitic capacitance at that node may be as large as 30 pF's.
- the negative feedback loop gain starts falling after this pole. This leads to net positive feedback with gain greater than unity.
- This effect may be compensated for by either moving the pole in the negative feedback loop to a higher frequency or by introducing an overall dominant pole in the combined loop.
- Reducing R EXT value and proportionately increasing the current through that arm may achieve the former.
- R EXT may be reduced by, for example, 10 times the effective resistance of symmetrical load and the current may be increased by 10 times.
- the latter method is shown in FIG. 4 where a capacitor Cc of value equal to, for example, 15 pF introduces the required dominant pole.
- a supply coupling capacitor of a value of, for example, 15 pF may also be introduced between the VDD power-supply line and the bias line for supply bias voltage VP to the delay cells.
- Such a coupling capacitor helps in coupling supply voltage variation to the bias line and hence can reduce or prevent changes in the voltage swing.
- the exemplary bias circuit 40 shown in FIG. 4 supplies bias voltage VP from the control node C 1 in the replica arm 42 .
- the op-amp 450 controls such that the voltage at the control node C 1 in the replica arm 42 and the voltage at the control node C 2 in the resistor arm 44 are the same, it is also possible to supply the bias voltage VP from the control node C 2 in the resistor arm.
- the gate of transistor M 414 in the replica arm 42 is also supplied with the bias voltage VP from the control node C 2 in the resistor arm 44 .
- connections of input terminals of the op-amp 450 are reversed, i.e., the positive input terminal is connected to C 1 and the negative input terminal is connected to C 2 .
- current sources in the delay cells can be made to have higher output impedance by using a cascade setup or by using transistors with significantly large length. This increases the validity of the approximate expression for the oscillation frequency, because the variation in bias current would be lower. A modification of the bias circuit to include a replica of the cascade current sources may be used.
- FIG. 6 shows another exemplary embodiment of the bias circuit that can be included in the bias block 400 .
- the resistor arm 48 of the bias circuit 46 shown in FIG. 6 includes switches SW 1 and SW 2 to adjust the bias current in the resistor arm. This feature may be used for frequency tuning after silicon (after manufacturing of the oscillator on a silicon substrate).
- the resistor arm 48 of the bias circuit 46 includes a bias current source 480 constructed with three current source transistors M 482 , M 484 , and M 486 .
- the size of the transistor M 484 is the same as that of the current source transistor M 422 in the current source 420 of the replica arm 42 .
- the sizes of transistors M 482 and M 486 are nine-times and two-times larger than that of the transistor M 422 in the current source 420 , respectively.
- the gate of transistor M 482 is always supplied with bias voltage VN. In default, SW 1 to supply bias voltage VN to the gate of transistor M 484 is ON, while SW 2 to supply bias voltage VN to the gate of transistor M 486 is OFF.
- a default value of the current through resistor arm 48 is made 10 times larger than that of replica arm 42 to make bias loop stable. If we turn off SW 1 , then the current in the resistor arm 48 decreases by 10% and the output frequency increases by 11%. If we turn on SW 2 , then the frequency reduces by 17%.
- the exemplary delay cell shown in FIG. 3 employs symmetrical loads 230 and 240 each including two transistors; a diode-connected PMOS transistor in parallel with another PMOS transistor whose gate is biased at bias voltage VP, as voltage-controlled resistors.
- Various other types of voltage-controlled resistors may be employed.
- the diode-connected PMOS transistor may be replaced with a diode-connected NMOS transistor as shown in, for example, FIG. 1B of U.S. Pat. No. 5,767,748, which is incorporated by reference in its entirety.
- a symmetrical load which is connected between the GND power-supply line and an output node, may be constructed with a diode-connected NMOS transistor and another NMOS transistor whose gate is supplied with a bias voltage, such as shown in, for example, FIG. 3B of U.S. Pat. No. 5,767,748.
- the diode-connected NMOS transistor may be replaced with a diode-connected PMOS transistor.
- the diode-connected MOS transistor may be replaced with a resistor element as shown in, for example, FIG. 1 of U.S. Pat. No. 5,359,301, which is incorporated by reference in its entirety.
- an additional MOS transistor whose gate is biased at a bias voltage may by added in series with the diode-connected MOS transistor as shown in, for example, FIG. 3 of U.S. Pat. No. 5,847,616, which is incorporated by reference in its entirety.
- the voltage-controlled resistor may be constructed with a diode-connected MOS transistor and another MOS transistor whose gate is biased at a bias voltage in order to provide better linearity, it is also possible to construct the voltage-controlled resistor with a single transistor whose gate is biased at a bias voltage in some applications.
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Semiconductor Integrated Circuits (AREA)
- Amplifiers (AREA)
Abstract
Description
- This invention relates to integrated circuit oscillators using CMOS processes. More specifically, this invention relates to bias circuits to stabilize oscillation in ring oscillators and to oscillators that generate output frequencies that remain stable independent of process, temperature, and supply voltage variations. This invention also relates to methods to stabilize oscillation in ring oscillators.
- Oscillators are used for timing controls in various applications. Usually, crystal based oscillators are used where frequency accuracy is very critical. Non-crystal oscillators show huge variations in frequency due to variations in device parameters with temperature, process, and supply voltage. There is a need for non-crystal, standalone oscillators with a fairly good level of frequency stability where the conditions are not so stringent as to necessitate the use of crystal based oscillators.
- For example, K. Sundaresan, P. E. Allen, and F. Ayazi, “Process and Temperature Compensation in a 7-MHz CMOS Clock Oscillator”, IEEE J. Solid-State Circuits, vol. 41, no. 2, pp. 433-442, February 2006, and Yang-Shyung Shyu and Jiin-Chuan Wu, “A process and temperature compensated ring oscillator”, the First IEEE Asia Pacific Conference on ASICs, 1999 (AP-ASIC '99), pp. 283-286, which are incorporated by reference in their entireties, make use of bandgap reference circuits and other BJT based compensation circuits to compensate for oscillator frequency variations. Such BJT based compensation circuits are not only large in area but also involve complex processing steps which make them unfeasible in simple CMOS processes. A reference clock is also used in some cases to stabilize the output frequency. Further, these compensation circuits require precise tuning of various parameters and/or do not ensure sufficiently high frequency stability.
- Various exemplary embodiments aim to solve the problems described above. The exemplary embodiments provide bias circuits and methods to stabilize oscillation in ring oscillators, i.e., to suppress the dependency of oscillation frequency on process, temperature, and supply voltage, using only basic CMOS processes, without using special devices like BJTs, inductors, etc. The exemplary embodiments also provide oscillators with stabilized oscillation without using special devices.
- In order to address the above, various exemplary embodiments provide a bias circuit to stabilize oscillation in a ring oscillator that includes a plurality of differential delay cells having respective pairs of input nodes and output nodes and connected in series to form a ring. Each of the differential delay cells includes a pair of input transistors having gates connected to respective ones of the input nodes, sources coupled with each other, and drains connected to respective ones of the output nodes, a pair of voltage-controlled resistors connected between a power-supply line and respective ones of the output nodes, and a common current source that supplies a bias current controlled by a second bias voltage to the pair of input transistors. Each of the voltage-controlled resistors has an effective resistance dependent on a first bias voltage. The bias circuit includes a replica arm that includes a replica of one of the voltage-controlled resistors connected between the power-supply line and a first control node, and a first replica of the common current source that supplies a first replica bias current controlled by the second bias voltage to the replica of one of the voltage-controlled resistors; a resistor arm that includes a fixed resistor connected between the power-supply line and a second control node, and a second replica of the common current source that supplies a second replica bias current controlled by the second bias voltage to the fixed resistor; and a control circuit that adjusts the second bias voltage such that voltages at the first and the second control nodes are the same. The bias circuit supplies to the differential delay cells the first bias voltage from one of the first and the second control nodes and the second bias voltage from the control circuit.
- According to various other embodiments, the second replica bias current may be larger than the first replica bias current. According to various still other embodiments, the delay cells and the bias circuit, except for the fixed resistor, may be integrated in a single integrated circuit chip, and the fixed resistor may be provided as an off-chip resistor.
- In order to address the above, various exemplary embodiments provide an oscillator that includes a ring oscillator and a bias circuit. The ring oscillator includes a plurality of differential delay cells having respective pairs of input nodes and output nodes and connected in series to form a ring. Each of the differential delay cells includes a pair of input transistors having gates connected to respective ones of the input nodes, sources coupled with each other, and drains connected to respective ones of the output nodes; a pair of voltage-controlled resistors connected between a power-supply line and respective ones of the output nodes; and a common current source that supplies a bias current controlled by a second bias voltage to the pair of input transistors. Each of the voltage-controlled resistors has an effective resistance dependent on a first bias voltage. The bias circuit includes a replica arm that includes a replica of one of the voltage-controlled resistors connected between the power-supply line and a first control node, and a first replica of the common current source that supplies a first replica bias current controlled by the second bias voltage to the replica of one of the voltage-controlled resistors; a resistor arm that includes a fixed resistor connected between the power-supply line and a second control node, and a second replica of the common current source that supplies a second replica bias current controlled by the second bias voltage to the fixed resistor; and a control circuit that adjusts the second bias voltage such that voltages at the first and the second control nodes are the same. The bias circuit supplies to the differential delay cells the first bias voltage from one of the first and the second control nodes and the second bias voltage from the control circuit.
- In order to address the above, various exemplary embodiments provide a single-chip oscillator including a single semiconductor integrated circuit chip, a ring oscillator integrated in the single integrated circuit chip, and a bias circuit integrated in the single integrated circuit chip. The bias circuit includes a replica arm that includes a replica of one of the voltage-controlled resistors connected between the power-supply line and a first control node, and a first replica of the common current source that supplies a first replica bias current controlled by the second bias voltage to the replica of one of the voltage-controlled resistors; a resistor arm that includes a pair of terminals to connect an off-chip fixed resistor between the power-supply line and a second control node, and a second replica of the common current source that supplies a second replica bias current controlled by the second bias voltage to the off-chip fixed resistor; and a control circuit that adjusts the second bias voltage such that voltages at the first and the second control nodes are the same,
- In order to address the above, various exemplary embodiments provide a method to stabilize oscillation in a ring oscillator that includes a plurality of differential delay cells having respective pairs of input nodes and output nodes and connected in series to form a ring. Each of the differential delay cells includes a pair of input transistors having gates connected to respective ones of the input nodes, sources coupled with each other, and drains connected to respective ones of the output nodes, a pair of voltage-controlled resistors connected between a power-supply line and respective ones of the output nodes, and a common current source that supplies a bias current controlled by a second bias voltage to the pair of input transistors. Each of the voltage-controlled resistors has an effective resistance dependent on a first bias voltage. The method includes providing a bias circuit including a replica arm that includes a replica of one of the voltage-controlled resistors connected between the power-supply line and a first control node, and a first replica of the common current source that supplies a first replica bias current controlled by the second bias voltage to the replica of one of the voltage-controlled resistors; a resistor arm that includes a fixed resistor connected between the power-supply line and a second control node, and a second replica of the common current source that supplies a second replica bias current controlled by the second bias voltage to the fixed resistor. The method further includes adjusting the second bias voltage such that voltages at the first and the second control nodes are the same, and supplying to the differential delay cells the first bias voltage from one of the first and the second control nodes and the adjusted second bias voltage.
- In order to address the above, various exemplary embodiments provide a method to stabilize oscillation in a ring oscillator comprising a plurality of differential delay cells having respective pairs of input nodes and output node and connected in series to form a ring. The method includes providing a bias circuit including a replica arm that includes a replica of one of the voltage-controlled resistors connected between the power-supply line and a first control node, and a first replica of the common current source that supplies a first replica bias current controlled by the second bias voltage to the replica of one of the voltage-controlled resistors. The method further includes adjusting the second bias voltage such that an effective resistance of the replica of one of the voltage-controlled resistors is equal to a predetermined value, and supplying to the differential delay cells the first bias voltage from the first control node and the adjusted second bias voltage.
- Various exemplary details of bias circuits, oscillators, and methods to stabilize oscillation are described with reference to the following figures, wherein:
-
FIG. 1 shows a schematic construction of an exemplary ring oscillator; -
FIG. 2 shows an exemplary delay cell to be used in the exemplary ring oscillator; -
FIG. 3 shows an exemplary block diagram of an oscillator including a ring oscillator and a bias block; -
FIG. 4 shows an exemplary bias circuit that may be incorporated in the bias block; -
FIG. 5 shows a small signal equivalent circuit of an exemplary bias circuit shown inFIG. 4 ; and -
FIG. 6 shows another exemplary bias circuit. -
FIG. 1 illustrates a three-stage ring oscillator 100 based on differential delay cells, Delay 1 102, Delay 2 104, and Delay 3 106, which are connected in series to form a ring. - An
exemplary delay cell 10 is illustrated inFIG. 2 . Input NMOS transistors M210 and M220 form a differential pair. The input transistors M210 and M220 have gates connected to input nodes INp and INn, respectively, sources coupled with each other, and drains connected to output nodes OUTn and OUTp, respectively. A common biascurrent source 200 constructed with a NMOS transistor M202, whose gate is biased at a bias voltage VN, is provided between sources of the input transistors and the GND power-supply line. Thus, the common biascurrent source 200 supplies a bias current Ix, which is controlled by the bias voltage VN, to the pair of input transistors M210 and M220. The bias current Ix is switched between the two arms of each differential pair as the oscillator runs and these currents charge and discharge theload capacitors capacitive loads - Each arm of the differential pair has a
symmetrical load symmetrical loads symmetrical load 230 or 240 (i.e., a ratio of voltage drop across the load and bias current flowing in the load) varies depending on the bias voltage VP. Thus, the symmetrical load operates as a voltage-controlled resistor having an effective resistance controlled by the bias voltage VP. - Analyses of operations of the symmetrical load are provided in, for example, G. Moon, M. E. Zaghloul, and R. W. Newcomb, “An Enhancement-mode MOS Voltage-Controlled Linear Resistor with Large Dynamic Range”, IEEE Trans. Circuits and Systems, vol. 37, no. 10, pp. 1284-1288, October 1990, and John G. Maneatis, “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques”, IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1723-1732, November 1996, which are incorporated by reference in their entireties.
- The design of a complete oscillator based on this scheme is shown in
FIG. 3 . Thebias block 400 supplies bias voltages VP and VN to thering oscillator 100. The level shifter and buffer 300 outputs the oscillation signal to various blocks (not shown) integrated within a semiconductor integrated circuit. - Now, referring to
FIG. 1 andFIG. 2 , operation ofring oscillator 100 will be explained. If eachdelay cell 10 has sufficient gain, then the circuit will oscillate because of positive feedback. When a signal with a voltage level of VDD is supplied to the input node INp of thedelay cell 10, corresponding input NMOS transistor M210 is turned on completely and draws all the bias current 1× through it. This results in a voltage drop of VDD-VP across its correspondingsymmetrical load 230, and an output voltage of VP is output from the corresponding output node OUTn. In other words, the bias voltages VN and VP are set such that a voltage drop of VDD-VP is developed when all the bias current Ix flows through one of the symmetrical loads. - Similarly, when a signal with a voltage level of VP is supplied to the input node INp, then the input
NMOS transistor M2 10 is cut-off (weekly on) and all the bias current Ix flows through the other arm. This results in an output of VDD from the output node OUTn. Thus, the output nodes OUTp and OUTn of eachdelay cell 10 swing between VDD and VP. - The delay of each cell is a function of output voltage swing, bias current, input transistor transconductance, and capacitive and resistive loads at the output nodes. Thus, the frequency of oscillation is a complex function of voltage swing, capacitive load, resistive load, bias current, and input transistor transconductance. However, to a good approximation, this frequency of oscillation is given by the following equation.
-
- Ix is the bias current in each stage
- N is the number of stages
- Cp is the capacitance at each output node.
- This frequency is a function of number of stages, voltage swing, bias current, and load capacitance of each delay cell. Among the above-mentioned parameters, voltage swing and bias current will vary with process, temperature, and supply voltage variation. However, equation (1) indicates that the output frequency of this
oscillator 100 is controlled by setting bias current Ix and voltage swing VDD-VP. - In accordance with various exemplary embodiments of this invention, the ratio of voltage swing to bias current can be kept constant using a bias circuit provided in the
bias block 400 that supplies bias voltages VP and VN to thedelay cells 10.FIG. 4 shows an exemplary embodiment of the bias circuit. Theexemplary bias circuit 40 includes areplica arm 42 and aresistor arm 44. - The
replica arm 42 is shown on the left and includes asymmetrical load 410 connected between the VDD power-supply line and a node C1 (first control node) and acurrent source 420 that supplies a bias current Irep to thesymmetrical load 410. This arm may be an exact replica of an arm of adelay cell 10. That is, thecurrent source 420 of thereplica arm 42 may be constructed with a NMOS transistor having the same size as that of the transistor M202 in thedelay cell 10. And thesymmetrical load 410 of thereplica arm 42 may be constructed with two PMOS transistors M412 and M414 having the same sizes as those of the transistors that construct thesymmetrical loads delay cell 10. In this case, the bias current of the replica arm Irep is equal to the bias current Ix of thedelay cell 10, because the same bias voltage VN is supplied to the current source transistor of thereplica arm 42 and that of thedelay cell 10. - The
replica arm 42 can be made with different transistor sizes but the bias current Irep needs to be changed proportionately. For example, if replica transistors that are half the size of the transistors in the delay cell are used, then the bias current is also reduced by half. Because the same bias voltage VN is supplied to the current source transistor of thereplica arm 42 and that of thedelay cell 10, the bias current can be reduced or increased in proportion to a ratio of sizes of the current source transistors. - As explained above, a voltage drop of VDD-VP is developed across the symmetrical load in an arm of the
delay cell 10 when all the bias current flows in that arm. Thus, thereplica arm 42 generates the bias voltage VP at the node C1 to which one of the terminals of thesymmetrical load 410 is connected. Specifically, in the exemplary embodiment shown inFIG. 4 , the drain of the transistor M414, whose gate is biased with the bias voltage VP, is connected to the node C1 that generates the bias voltage VP. - On the other hand, the
resistor arm 44 includes an off-chip resistor 430 (or an external resistor REXT) connected between the VDD power-supply line and a node C2 (second control node) and a mirrorcurrent source 440. The mirrorcurrent source 440 mirrors the current flowing in the replica arm Irep into the current Ires flowing in theresistor arm 44. Accordingly, the current in the resistor arm Ires is equal to or proportional to the current in the replica arm Irep and is also equal to or proportional to the current in the delay cell Ix. - In accordance with various exemplary embodiments of this invention, the bias circuit of
FIG. 4 provides bias voltages VN to bias current transistor M202 and VP tosymmetrical loads delay cells 10 ofFIG. 2 , such that the ratio of output voltage swing to bias current is maintained constant. This circuit achieves the same by referring the ratio of voltage swing and bias current to the off-chip resistor 430. Bias current is mirrored usingcurrent source 440. Voltage drop across the off-chip resistor 430 and voltage drop across the replica of thesymmetrical load 410 are forced to be equal by using a control circuit including an op-amp 450 in feedback. - Specifically, in the
exemplary bias circuit 40, op-amp 450 adjusts bias voltage VN such that voltages at the first control node C1 in thereplica arm 42 and the second control node C2 in theresistor arm 44 are the same. In other words, op-amp 450 adjusts bias voltage VN such that an effective resistance of the symmetrical load 410 (i.e., a ratio of voltage drop across the load and bias current flowing in the load) is equal to a predetermined value, which is equal to or proportional to the value of off-chip resistor 430. - As thus explained, this bias circuit maintains the ratio of VDD-VP to the bias current for the symmetrical load equal to or proportional to the value of the external resistor. Now the bias current and voltage swing are related by the following equation.
-
- The ratio of the size of the transistor in the mirror
current source 440 in theresistor arm 44 and the size of bias current source transistor M202 in thedelay cell 10 determine the constant k. - The exemplary bias circuit shown in
FIG. 4 also contains two transistors 460 and 470, which are replicas of the input transistors M210 and M220 of eachdelay cell 10. Their gates are connected to VDD. They thus set the drain voltages of transistors in thecurrent sources delay cells 10 and those in thebias circuit 40 are now exactly matched. - From equations (1) and (2), the oscillating frequency of the oscillator is given by
-
- In accordance with various exemplary embodiments of this invention, the frequency of oscillation now depends only on the value of
external resistor 430 and the load capacitance at the output nodes of thedelay cells 10. If we assume that external resistor is ideal, then the oscillation frequency is only a function of load capacitance. - A specific exemplary oscillator thus designed for 400 MHz output frequency using 0.13 μm CMOS 1.2V process, with
NMOS capacitors - When the value of the
capacitors - The exemplary embodiment described above utilizes an off-chip resistor, which is advantageous in minimizing the frequency variation. Other components in the
bias circuit 40 may be integrated in a single integrated circuit chip in which thering oscillator 100 includingdelay cells 10 is integrated, in order to ensure good replication of delay cell arms by the arms in thebias circuit 40. Thereby, a single-chip integrated circuit including the ring oscillator and the bias circuit, which has a pair of terminals (resistor terminals) to connect the off-chip resistor, is realized. - The external resistor can be replaced with an internal resistor, such as a poly resistor, and can be connected internally to the resistor terminals. Thereby, a single-chip integrated circuit including the ring oscillator and the bias circuit that requires no off-chip component is realized. Variation of output frequency of the oscillator with an internal resistor will follow the resistor variation.
- The
bias circuit 40 ofFIG. 4 includes two loops, one of which is a negative feedback loop formed between positive input of the op-amp 450 through VN and back to the positive input, and the other is a positive feedback loop formed between negative input of the op-amp 450 through VN and back to the negative input. Small signal equivalent circuit for this bias circuit is shown inFIG. 5 . The circuit is designed such that the gain along the negative feedback loop is higher, thus giving a net negative feedback for the combined loop. To achieve higher gain for the negative feedback loop across all frequency until total gain drops to zero, the pole at the external resistor must be shifted far away from the positive loop. That is, roll off of the positive loop should happen earlier than that of the negative loop. - When an external resistor is connected at the second control node C2, the parasitic capacitance at that node may be as large as 30 pF's. This large capacitance, together with the external resistor, gives rise to a low frequency pole in the negative feedback loop. The negative feedback loop gain starts falling after this pole. This leads to net positive feedback with gain greater than unity. This effect may be compensated for by either moving the pole in the negative feedback loop to a higher frequency or by introducing an overall dominant pole in the combined loop. Reducing REXT value and proportionately increasing the current through that arm may achieve the former. For this design, REXT may be reduced by, for example, 10 times the effective resistance of symmetrical load and the current may be increased by 10 times. The latter method is shown in
FIG. 4 where a capacitor Cc of value equal to, for example, 15 pF introduces the required dominant pole. - A supply coupling capacitor of a value of, for example, 15 pF may also be introduced between the VDD power-supply line and the bias line for supply bias voltage VP to the delay cells. Such a coupling capacitor helps in coupling supply voltage variation to the bias line and hence can reduce or prevent changes in the voltage swing.
- The
exemplary bias circuit 40 shown inFIG. 4 supplies bias voltage VP from the control node C1 in thereplica arm 42. Because the op-amp 450 controls such that the voltage at the control node C1 in thereplica arm 42 and the voltage at the control node C2 in theresistor arm 44 are the same, it is also possible to supply the bias voltage VP from the control node C2 in the resistor arm. In this case, the gate of transistor M414 in thereplica arm 42 is also supplied with the bias voltage VP from the control node C2 in theresistor arm 44. Further, connections of input terminals of the op-amp 450 are reversed, i.e., the positive input terminal is connected to C1 and the negative input terminal is connected to C2. - In accordance with various exemplary embodiments of this invention, current sources in the delay cells can be made to have higher output impedance by using a cascade setup or by using transistors with significantly large length. This increases the validity of the approximate expression for the oscillation frequency, because the variation in bias current would be lower. A modification of the bias circuit to include a replica of the cascade current sources may be used.
-
FIG. 6 shows another exemplary embodiment of the bias circuit that can be included in thebias block 400. Different from thebias circuit 40 shown inFIG. 4 , theresistor arm 48 of thebias circuit 46 shown inFIG. 6 includes switches SW1 and SW2 to adjust the bias current in the resistor arm. This feature may be used for frequency tuning after silicon (after manufacturing of the oscillator on a silicon substrate). - Specifically, the
resistor arm 48 of thebias circuit 46 includes a biascurrent source 480 constructed with three current source transistors M482, M484, and M486. The size of the transistor M484 is the same as that of the current source transistor M422 in thecurrent source 420 of thereplica arm 42. The sizes of transistors M482 and M486 are nine-times and two-times larger than that of the transistor M422 in thecurrent source 420, respectively. The gate of transistor M482 is always supplied with bias voltage VN. In default, SW1 to supply bias voltage VN to the gate of transistor M484 is ON, while SW2 to supply bias voltage VN to the gate of transistor M486 is OFF. Accordingly, a default value of the current throughresistor arm 48 is made 10 times larger than that ofreplica arm 42 to make bias loop stable. If we turn off SW1, then the current in theresistor arm 48 decreases by 10% and the output frequency increases by 11%. If we turn on SW2, then the frequency reduces by 17%. - This feature of post silicon frequency tuning in the
bias circuit 46 shown inFIG. 6 is explained in Table 1. -
TABLE 1 SW2 SW1 Output Frequency 0 0 Default + 11% 0 1 Default 1 0 Default − 9% 1 1 Default − 17% - As thus explained, various exemplary embodiments of this invention provide one or more of the following advantages:
-
- Oscillator output frequency is highly stable independent of process, supply voltage, and temperature. It depends only on the variation of the resistor.
- This circuit can be scaled down or up to any technology.
- Total layout area consumed by this circuit is very small.
- This architecture does not need special devices like BJT, inductance, etc.
- The exemplary delay cell shown in
FIG. 3 employssymmetrical loads
Claims (21)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/073,958 US7586380B1 (en) | 2008-03-12 | 2008-03-12 | Bias circuit to stabilize oscillation in ring oscillator, oscillator, and method to stabilize oscillation in ring oscillator |
JP2009055368A JP5666098B2 (en) | 2008-03-12 | 2009-03-09 | Bias circuit for stabilizing oscillation of oscillator, oscillator, and method for stabilizing oscillation of oscillator |
CN200910128601.XA CN101546984B (en) | 2008-03-12 | 2009-03-12 | Bias circuit to stabilize oscillation in ring oscillator, oscillator, and method to stabilize oscillation in ring oscillator |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/073,958 US7586380B1 (en) | 2008-03-12 | 2008-03-12 | Bias circuit to stabilize oscillation in ring oscillator, oscillator, and method to stabilize oscillation in ring oscillator |
Publications (2)
Publication Number | Publication Date |
---|---|
US7586380B1 US7586380B1 (en) | 2009-09-08 |
US20090231048A1 true US20090231048A1 (en) | 2009-09-17 |
Family
ID=41037003
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/073,958 Active 2028-04-02 US7586380B1 (en) | 2008-03-12 | 2008-03-12 | Bias circuit to stabilize oscillation in ring oscillator, oscillator, and method to stabilize oscillation in ring oscillator |
Country Status (3)
Country | Link |
---|---|
US (1) | US7586380B1 (en) |
JP (1) | JP5666098B2 (en) |
CN (1) | CN101546984B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102811055A (en) * | 2012-08-24 | 2012-12-05 | 中国电子科技集团公司第二十四研究所 | Biasing circuit of constant-amplitude voltage-controlled ring oscillator |
TWI780908B (en) * | 2021-09-14 | 2022-10-11 | 大陸商北京歐錸德微電子技術有限公司 | Ring oscillator circuit and information processing device |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5225013B2 (en) * | 2008-10-15 | 2013-07-03 | 株式会社東芝 | Potential detection circuit and BGR potential detection circuit |
KR101585231B1 (en) * | 2009-01-06 | 2016-01-14 | 삼성전자주식회사 | Oscillator for providing constant oscillation signal without power voltage and temperature changes and signal processing device for the same |
TWI505640B (en) * | 2011-11-04 | 2015-10-21 | Sitronix Technology Corp | Oscillating device |
US10127150B2 (en) | 2012-11-09 | 2018-11-13 | Sandisk Technologies Llc | Key value addressed storage drive using NAND flash based content addressable memory |
US8912854B2 (en) | 2013-01-04 | 2014-12-16 | International Business Machines Corporation | Structure for an inductor-capacitor voltage-controlled oscillator |
US9075424B2 (en) * | 2013-03-06 | 2015-07-07 | Sandisk Technologies Inc. | Compensation scheme to improve the stability of the operational amplifiers |
US9300277B2 (en) * | 2013-12-17 | 2016-03-29 | Intel Corporation | Apparatus for reducing periodic jitter in a ring oscillator |
CN104967446B (en) * | 2015-06-29 | 2018-04-27 | 中国科学院微电子研究所 | A kind of ring oscillator |
US10305454B2 (en) | 2016-03-30 | 2019-05-28 | Megachips Corporation | High stable oscillator for various operating mode |
US11476674B2 (en) * | 2018-09-18 | 2022-10-18 | Sentient Technology Holdings, LLC | Systems and methods to maximize power from multiple power line energy harvesting devices |
US10812056B1 (en) * | 2019-12-20 | 2020-10-20 | Qualcomm Incorporated | Method of generating precise and PVT-stable time delay or frequency using CMOS circuits |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5264785A (en) * | 1992-02-04 | 1993-11-23 | Intel Corporation | Voltage-controlled resistance element with superior dynamic range |
US5359301A (en) * | 1993-03-26 | 1994-10-25 | National Semiconductor Corporation | Process-, temperature-, and voltage-compensation for ECL delay cells |
US5412349A (en) * | 1992-03-31 | 1995-05-02 | Intel Corporation | PLL clock generator integrated with microprocessor |
US5440277A (en) * | 1994-09-02 | 1995-08-08 | International Business Machines Corporation | VCO bias circuit with low supply and temperature sensitivity |
US5767748A (en) * | 1996-02-08 | 1998-06-16 | Kabushiki Kaisha Toshiba | Voltage controlled oscillator and voltage controlled delay circuit |
US5847616A (en) * | 1996-12-12 | 1998-12-08 | Tritech Microelectronics International, Ltd. | Embedded voltage controlled oscillator with minimum sensitivity to process and supply |
US6271711B1 (en) * | 1999-09-01 | 2001-08-07 | Lsi Logic Corporation | Supply independent biasing scheme |
US6954110B2 (en) * | 2003-08-27 | 2005-10-11 | Intel Corporation | Replica cell for ring oscillator |
US20070103242A1 (en) * | 2005-11-09 | 2007-05-10 | Ching-Yen Wu | Voltage Controlled Oscillator And Related Method |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL8701316A (en) * | 1987-06-05 | 1989-01-02 | Philips Nv | OSCILLATOR WIRING, INCLUDING AN OSCILLATOR WITH A CMOS PORT. |
JPH05327425A (en) | 1992-05-15 | 1993-12-10 | Nec Corp | Oscillating circuit |
JPH1098356A (en) * | 1996-07-15 | 1998-04-14 | Mitsubishi Electric Corp | Voltage controlled oscillator |
US5748048A (en) * | 1996-12-12 | 1998-05-05 | Cypress Semiconductor Corporation | Voltage controlled oscillator (VCO) frequency gain compensation circuit |
JPH1195859A (en) * | 1997-09-24 | 1999-04-09 | Mitsubishi Electric Corp | Integrated-circuit incorporated oscillation circuit |
JP2000244285A (en) * | 1999-02-23 | 2000-09-08 | Mitsubishi Electric Corp | Voltage controlled oscillator |
JP2001094418A (en) * | 1999-09-21 | 2001-04-06 | Toshiba Corp | Voltage controlled oscillator |
JP3586172B2 (en) * | 2000-05-18 | 2004-11-10 | 株式会社東芝 | Semiconductor integrated circuit and phase locked loop circuit |
JP4025043B2 (en) * | 2001-09-26 | 2007-12-19 | 株式会社東芝 | Semiconductor integrated circuit |
-
2008
- 2008-03-12 US US12/073,958 patent/US7586380B1/en active Active
-
2009
- 2009-03-09 JP JP2009055368A patent/JP5666098B2/en active Active
- 2009-03-12 CN CN200910128601.XA patent/CN101546984B/en active Active
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5264785A (en) * | 1992-02-04 | 1993-11-23 | Intel Corporation | Voltage-controlled resistance element with superior dynamic range |
US5412349A (en) * | 1992-03-31 | 1995-05-02 | Intel Corporation | PLL clock generator integrated with microprocessor |
US5359301A (en) * | 1993-03-26 | 1994-10-25 | National Semiconductor Corporation | Process-, temperature-, and voltage-compensation for ECL delay cells |
US5440277A (en) * | 1994-09-02 | 1995-08-08 | International Business Machines Corporation | VCO bias circuit with low supply and temperature sensitivity |
US5767748A (en) * | 1996-02-08 | 1998-06-16 | Kabushiki Kaisha Toshiba | Voltage controlled oscillator and voltage controlled delay circuit |
US5847616A (en) * | 1996-12-12 | 1998-12-08 | Tritech Microelectronics International, Ltd. | Embedded voltage controlled oscillator with minimum sensitivity to process and supply |
US6271711B1 (en) * | 1999-09-01 | 2001-08-07 | Lsi Logic Corporation | Supply independent biasing scheme |
US6954110B2 (en) * | 2003-08-27 | 2005-10-11 | Intel Corporation | Replica cell for ring oscillator |
US20070103242A1 (en) * | 2005-11-09 | 2007-05-10 | Ching-Yen Wu | Voltage Controlled Oscillator And Related Method |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102811055A (en) * | 2012-08-24 | 2012-12-05 | 中国电子科技集团公司第二十四研究所 | Biasing circuit of constant-amplitude voltage-controlled ring oscillator |
TWI780908B (en) * | 2021-09-14 | 2022-10-11 | 大陸商北京歐錸德微電子技術有限公司 | Ring oscillator circuit and information processing device |
Also Published As
Publication number | Publication date |
---|---|
CN101546984A (en) | 2009-09-30 |
CN101546984B (en) | 2013-07-17 |
JP5666098B2 (en) | 2015-02-12 |
US7586380B1 (en) | 2009-09-08 |
JP2009219118A (en) | 2009-09-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7586380B1 (en) | Bias circuit to stabilize oscillation in ring oscillator, oscillator, and method to stabilize oscillation in ring oscillator | |
US7400183B1 (en) | Voltage controlled oscillator delay cell and method | |
US5576647A (en) | Charge pump for phase lock loop | |
JP5080651B2 (en) | Dual path current amplifier | |
US6566970B2 (en) | High-speed, high PSRR, wide operating range voltage controlled oscillator | |
US7205813B2 (en) | Differential type delay cells and methods of operating the same | |
TWI426710B (en) | Discrete clock generator and timing/frequency reference | |
WO1999037024A1 (en) | A variable delay cell with a self-biasing load | |
KR20050072547A (en) | Current reference circuit with voltage-current converter having auto-tuning function | |
US6501317B2 (en) | High speed, low-power CMOS circuit with constant output swing and variable time delay for a voltage controlled oscillator | |
CN102025370B (en) | Bias circuit and phase-locked loop circuit using the same | |
TW202008714A (en) | Voltage-controlled oscillator, pll circuit, and cdr device | |
US5973524A (en) | Obtaining accurate on-chip time-constants and conductances | |
EP1583234A2 (en) | Tunable sallen-key filter stage and filter assembly | |
US10305454B2 (en) | High stable oscillator for various operating mode | |
Lasanen et al. | A 1-v, self adjusting, 5-mhz cmos rc-oscillator | |
EP1570569B1 (en) | Current-controlled oscillator | |
US20050275438A1 (en) | Capacitance multiplier with enhanced gain and low power consumption | |
US20060250180A1 (en) | Transconductor circuits | |
CN114157240A (en) | Oscillator circuit | |
US20090219103A1 (en) | Oscillator Arrangement and Method for Operating an Oscillating Crystal | |
EP3487076A1 (en) | Phase-locked loop circuitry having low variation transconductance design | |
CN116155204A (en) | Low-power-consumption RC oscillator applied to temperature sensor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: KAWASAKI MICROELECTRONICS, INC, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KAWASAKI MICROELECTRONICS, INC.;REEL/FRAME:020998/0859 Effective date: 20080407 Owner name: KAWASAKI MICROELECTRONICS, INC., INDIA BRANCH (KMI Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NATARAJAN, ANANDA;JANARDHAN, JITHIN;REEL/FRAME:020994/0724 Effective date: 20080227 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |