US20090194873A1 - integrated circuit device and a method of making the integrated circuit device - Google Patents
integrated circuit device and a method of making the integrated circuit device Download PDFInfo
- Publication number
- US20090194873A1 US20090194873A1 US12/026,716 US2671608A US2009194873A1 US 20090194873 A1 US20090194873 A1 US 20090194873A1 US 2671608 A US2671608 A US 2671608A US 2009194873 A1 US2009194873 A1 US 2009194873A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor chip
- substrate
- integrated circuit
- circuit device
- electronic device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title description 8
- 239000004065 semiconductor Substances 0.000 claims abstract description 269
- 239000000758 substrate Substances 0.000 claims abstract description 124
- 229910000679 solder Inorganic materials 0.000 claims description 64
- 238000000034 method Methods 0.000 claims description 57
- 239000000463 material Substances 0.000 claims description 38
- 230000008569 process Effects 0.000 description 27
- 239000011800 void material Substances 0.000 description 8
- 239000000853 adhesive Substances 0.000 description 7
- 230000001070 adhesive effect Effects 0.000 description 7
- 230000000712 assembly Effects 0.000 description 6
- 238000000429 assembly Methods 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- 238000004806 packaging method and process Methods 0.000 description 6
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 5
- 230000017525 heat dissipation Effects 0.000 description 5
- 239000004033 plastic Substances 0.000 description 5
- 229920003023 plastic Polymers 0.000 description 5
- 229910052782 aluminium Inorganic materials 0.000 description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 229910052737 gold Inorganic materials 0.000 description 4
- 239000010931 gold Substances 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- 229910000881 Cu alloy Inorganic materials 0.000 description 3
- 230000009471 action Effects 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 239000010949 copper Substances 0.000 description 3
- 239000007787 solid Substances 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- 239000000919 ceramic Substances 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000005304 joining Methods 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 238000005476 soldering Methods 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 239000004593 Epoxy Substances 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 229940127573 compound 38 Drugs 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 230000001186 cumulative effect Effects 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000010292 electrical insulation Methods 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000010304 firing Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- PIDFDZJZLOTZTM-KHVQSSSXSA-N ombitasvir Chemical compound COC(=O)N[C@@H](C(C)C)C(=O)N1CCC[C@H]1C(=O)NC1=CC=C([C@H]2N([C@@H](CC2)C=2C=CC(NC(=O)[C@H]3N(CCC3)C(=O)[C@@H](NC(=O)OC)C(C)C)=CC=2)C=2C=CC(=CC=2)C(C)(C)C)C=C1 PIDFDZJZLOTZTM-KHVQSSSXSA-N 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 230000035939 shock Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000013585 weight reducing agent Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5387—Flexible insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45015—Cross-sectional shape being circular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06558—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices having passive surfaces facing each other, i.e. in a back-to-back arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06579—TAB carriers; beam leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/207—Diameter ranges
- H01L2924/20755—Diameter ranges larger or equal to 50 microns less than 60 microns
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
Definitions
- a semiconductor chip is attached onto a substrate for providing an electronic device.
- the electronic device provides various predetermined electronic functions.
- FIG. 1 illustrates a sectional view of an electronic device including two semiconductor chips.
- FIG. 2 illustrates a top view of the electronic device that corresponds to the FIG. 1 .
- FIG. 3 illustrates a sectional view of a further electronic device with a bond tape.
- FIG. 4 illustrates a top view of the electronic device of FIG. 3 .
- FIG. 5 illustrates a sectional view of a further electronic device with solder balls.
- FIG. 6 illustrates a sectional view of a further electronic device with flexible circuit boards.
- FIG. 7 illustrates a sectional view of an electronic device with electrical vias.
- FIG. 8 illustrates a sectional view of a further electronic device.
- FIG. 9 illustrates a sectional view of a further electronic device.
- FIG. 10 illustrates a sectional view of an electronic device including top semiconductor chips.
- FIG. 11 illustrates a method of making the electronic device of FIG. 10 .
- FIG. 12 illustrates a sectional view of a further electronic device.
- FIG. 13 illustrates a method of making the electronic device of FIG. 12 .
- FIG. 1 illustrates a sectional view of an electronic integrated circuit device 1 including two semiconductor chips 2 , 2 ′.
- the electronic device 1 includes a first semiconductor chip 2 and a second semiconductor chip 2 ′.
- the first semiconductor chip 2 is attached to a first surface 3 of a first substrate 4 .
- the second semiconductor chip 2 ′ is attached to a first surface 3 ′ of a second substrate 4 ′.
- the first semiconductor chip 2 includes an active side 39 and a passive side 41 .
- the active side 39 is attached to the first surface.
- the second semiconductor chip 2 ′ includes an active side 39 ′ and a passive side 41 ′.
- the active side 39 ′ of the second semiconductor chip 2 ′ is also attached to the second substrate 4 ′.
- First tracks 16 are provided on the first surface 3 of the first substrate 4 .
- a side surface 7 of the first semiconductor chip 2 faces a side surface 7 ′ of the second semiconductor chip 2 ′.
- a bond wire 6 that connects to the first surface 3 of the first substrate 4 to the first surface 3 ′ of the second substrate 4 ′.
- the bond wire 6 is better seen in FIG. 2 , which is a top view of the device 1 of the FIG. 1 .
- the first semiconductor chip 2 and the second semiconductor chip 2 ′ are laterally distributed.
- a second surface 5 of the first substrate 4 and a second surface 5 ′ of the second substrate 4 ′ are provided at a same level of the electronic device 1 .
- the first semiconductor chip 2 and the second semiconductor chip 2 ′ are laterally laid out.
- the active side of the first semiconductor chip 2 and the active side of the second semiconductor chip 2 ′ are abreast of each other.
- the electronic device 1 is thin as compared to a stacked up arrangement of the first semiconductor chip 2 and the second semiconductor chip.
- the electronic device 1 is thus made thin with broad surface areas for heat dissipation. Electric connection made by the bond wire 6 can be provided by mature technologies at low cost.
- the bond wire 6 can be made by gold, aluminum, copper, or any alloy of these metals.
- the first substrate 4 or the second substrate 4 ′ can be any type of circuit boards that provide electrical connections for mounting a semiconductor component, which includes integrated electronic components and discrete electronic components.
- the first semiconductor chip 2 , the second semiconductor chip 2 ′, the first substrate 4 , the second substrate 4 ′ and the bond wire 6 can be encapsulated by a mold material that includes a material of ceramic, plastic, or epoxy.
- semiconductor chip refers an integrated circuit that is also known as IC, microcircuit, microsemiconductor chip, silicon semiconductor chip, etc.
- the integrated circuit is a miniaturized electronic circuit mainly of semiconductor components, including some passive components.
- the bond wire 6 is a type of self-supporting electrical connecting means, which serves here as an electrical cable element.
- the first semiconductor chip 2 is an integrated circuit that performs predetermined electronic functions.
- the first substrate 4 is a circuit board that is provided for connecting active side of the first semiconductor chip 2 to an external electronic component, such as a printed circuit board (PCB).
- PCB printed circuit board
- the first surface 3 of the first substrate 4 electrically connects to the active side of the first semiconductor chip 2 to the bond wire 6
- the second surface 5 that is opposite to the first surface 3 is provided for connecting the first semiconductor chip 2 to the external electronic component.
- the second semiconductor chip 2 ′ is also an integrated circuit that is provided for performing predetermined electronic functions.
- the second substrate 4 ′ is likewise provided for electrically connecting the second semiconductor chip 2 ′ to an external electronic component.
- the bond wire 6 connects the first substrate 4 to the second substrate 4 ′ such that the first semiconductor chip 2 and the second semiconductor chip 2 ′ can work in cooperation for carrying out predetermined electronic functions.
- the predetermined electronic functions include data storage and signal processing.
- the mold material protects the first semiconductor chip 2 and the second semiconductor chip 2 ′ from physical damage or corrosion, which includes shocks, moisture, vibrations, and contamination.
- the mold material 7 also holds encapsulated interior parts of the electronic device 1 together as a solid package.
- a method of producing the electronic device 1 includes providing the first substrate 4 . This is followed by mounting the first semiconductor chip 2 onto the first surface 3 of the first substrate 4 .
- the first semiconductor chip is flip-chip mounted in exemplary embodiments.
- the method further includes providing the second substrate 4 ′.
- the second semiconductor chip 2 ′ is mounted onto the second substrate 4 ′.
- the second semiconductor chip 2 ′ is also flip-chip mounted onto the second substrate 4 ′ in certain embodiments.
- the first substrate is joined to the second substrate by at least one electrical cable element 6 .
- the method provides the electronic device 1 that is thin for appliance requires compact electronic devices. For example, mobile phones, handsets of Global Positioning System, and watches have needs to thin electronic devices.
- FIG. 3 illustrates a sectional view of a further electronic device 43 with a bond tape 33 .
- the bond tape 33 can be better seen FIG. 4 , which provides a top view of the electronic device 43 .
- the electronic device 43 includes parts that are similar to the electronic device 1 of FIGS. 1-2 . The similar parts are denoted by same reference numerals and descriptions of the similar parts are hereby incorporated by reference.
- the electronic device 43 includes the bond tape 33 that provides a connection between the first substrate 4 and the second substrate 4 ′.
- the bond tape 33 provides a secure and robust electrical connection between the first substrate 4 and the second substrate 4 ′.
- the bond tape 33 can be provided a metal strip that is made from gold, aluminum, copper, or a metal alloy.
- the bond tape 33 can be attached to the first substrate 4 and the second substrate 4 ′ by soldering techniques.
- An example of the soldering technique is Tape Automated Bonding (TAB) technique.
- FIG. 5 illustrates a sectional view of a further electronic device 8 with solder balls 9 , 9 ′.
- the electronic device 8 includes parts that are similar to the electronic devices 1 , 43 of FIGS. 1-4 .
- the similar parts are denoted by same reference numerals and descriptions of the similar parts are hereby incorporated by reference.
- the electronic device 8 includes a first semiconductor chip 2 and a second semiconductor chip 2 ′ that are mounted onto a first substrate 4 and a second substrate 4 ′ respectively.
- the first substrate 4 is linked to the second substrate 4 ′ by a bond wire 6 .
- the array of solder balls 9 is provided between the active side of the first semiconductor chip 2 and the first surface of the first substrate 4 .
- another array of solder balls 9 ′ is also provided between the active side of the second semiconductor chip 9 ′ and the second substrate 4 ′.
- the arrays of solder balls 9 , 9 ′ are examples of connecting elements 9 , 9 ′ for flip-chip mounting the first semiconductor chip 2 and the second semiconductor chip 2 ′.
- a suitable flip-semiconductor chip mounting technique is known as Controlled Collapse Semiconductor chip Connection, or C4.
- C4 Controlled Collapse Semiconductor chip Connection
- flip semiconductor chip mounting technique eliminates reduce required board area for bond wires by up to about 95%, and requires less height. Weight can be less than about 5% of packaged device weight.
- the flip semiconductor chip technique can produce the simple and small electronic devices, which are smaller than Semiconductor chip Scale Packages (CSP's).
- Flip-chip mounted electronic devices offer the high-speed electrical performance of any assembly method. Eliminating bond wires reduces the delaying inductance and capacitance of the connection by a factor of about 10, and shortens the path by a factor of about 25 to 100. The result is high speed of semiconductor chip interconnection.
- the flip semiconductor chip mounting technique also provides input/output connection flexibility because flip semiconductor chip connections uses majority area of the semiconductor chip, accommodating many more connections on a small semiconductor chip. Area connections also allow 3-D stacking of semiconductor chip and other components.
- the flip semiconductor chip technique provides low cost interconnection for high volume automated production.
- the electronic device 8 is made more compact than a carrier-based electronic device for mounting the first semiconductor chip 2 and the second semiconductor chip 2 ′. Since the first semiconductor chip 2 and the second semiconductor chip 2 ′ are provided directly on the first substrates 4 and the second substrate 4 ′, the electronic device 8 includes smaller substrates than the carrier-based electronic device both in area and height.
- the electronic device 8 with the flip-semiconductor chip mounted semiconductor chips 2 , 2 ′ are suitable for cell phones, pagers and other small electronics where the size savings are valuable.
- solder balls can be introduced in other possible embodiments, including gold balls or molded studs, electrically conductive plastics, and the “plated bump” process that removes an insulating plating by chemical means.
- the solder balls 9 are provided for electrically connecting the active side of the first semiconductor chip 2 to the first substrate 4 .
- the solder balls 9 ′ between the second semiconductor chip 2 ′ and the second substrate 4 ′ also electrically connect the active side of the second semiconductor chip 2 ′ to the second substrate 4 ′.
- the solders balls 9 , 9 ′ are provided for flip-chip mounting the first semiconductor chip 2 and the second semiconductor chip 2 ′ to the first substrate 4 and to the second substrate 4 ′ respectively.
- the electronic device 8 of FIG. 5 requires an additional process of providing the array of solder balls 9 between the active side of the first semiconductor chip 2 and the first surface 3 of the first substrate 4 .
- the array of solder balls 9 ′ is also provided between the active side of the second semiconductor chip 2 ′ and the first surface 3 ′ of the second substrate 4 ′.
- FIG. 6 illustrates a sectional view of a further electronic device 20 with flexible circuit boards 18 , 18 ′.
- the electronic device 20 includes parts that are similar to the electronic devices 1 , 8 , 43 of FIGS. 1-5 .
- the similar parts are denoted by same reference numerals and descriptions of the similar parts are hereby incorporated by reference.
- the electronic device 20 of FIG. 6 includes a first flexible assembly 30 and a second flexible assembly 30 ′.
- the first flexible assembly 36 and the second flexible assembly 36 ′ are laterally distributed.
- a bond wire 6 is provided that is joining the first flexible assembly 36 to the second flexible assembly 36 ′.
- the first flexible assembly 36 includes a first flexible circuit board 18 and a first semiconductor chip 2 .
- the first flexible circuit board 18 is folded at a middle position with two parallel braches that define an opening.
- the first semiconductor chip 2 is enclosed by and attached to a first surface 3 of the first flexible circuit board 18 .
- a second surface 5 of the first flexible circuit board 18 is an external surface of the first flexible assembly 36 .
- the second flexible assembly 36 ′ includes a second flexible circuit board 18 ′ and the second semiconductor chip 2 ′.
- the second flexible circuit board 18 ′ includes similar profiles as the first flexible circuit board 18 , whilst an opening of the second flexible circuit board 18 ′ faces an opposite side of the opening of the first flexible substrate 18 .
- a first surface 3 ′ of the second flexible circuit board 18 ′ is provided to enclose the second semiconductor chip 2 ′.
- the second semiconductor chip 2 ′ is attached onto a first surface 3 ′ of a second flexible circuit board 18 ′.
- a second surface 5 ′ of the second flexible circuit board 18 ′ is provided at an opposite side of the second flexible circuit board 18 ′.
- the electronic device 20 of FIG. 6 provides a thin semiconductor package that has extended surface area fir heat dissipation. Furthermore, in contrast to a rigid printed circuit board, the first flexible circuit board 18 provides shape flexibility for space savings to the electronic device 20 . In a further embodiment, more semiconductor chips can be attached to the first flexible circuit board 18 when more folds are introduced to the first flexible circuit board 18 for packaging multiple semiconductor chips inside the folds. The flexible circuit board 18 with many folds does not enlarge a footprint of the first flexible assembly 36 for packaging the multiple semiconductor chips since the multiple semiconductor chips can be attached to each of the folds respectively. Weight reduction can be also achieved for packaging the multiple semiconductor chips by the avoidance of multiple rigid substrates.
- the first flexible circuit board 18 and the second flexible circuit board 18 ′ are both flexible substrates.
- a flexible substrate is disclosed in U.S. Pat. No. 5,646,446 to Nicewarner, Jr. and Frinak which is incorporated by reference herein. Similar functions and advantages are provided by the first flexible circuit board 18 and the second flexible circuit board 18 ′.
- the electronic device 20 of FIG. 6 is provided by providing flexible circuit boards 18 , 18 ′, in addition to processes that are similar to the processes of making the electronic devices of FIGS. 1-2 .
- FIG. 7 illustrates a sectional view of an electronic device 27 with electrical vias 44 , 44 ′.
- the electronic device 27 includes parts that are similar to the parts of previously described electronic devices 1 , 8 , 20 .
- the similar parts are denoted by same reference numerals. Descriptions of the similar parts are hereby incorporated by reference.
- the electronic device 27 includes a first semiconductor chip 2 and a second semiconductor chip 2 ′.
- An active side of the first semiconductor chip 2 is attached to a first surface 3 of the first substrate 4 .
- An active side of the second semiconductor chip 2 ′ is attached to a first surface 3 ′ of the second substrate 4 ′.
- a bond wire 6 is provided for joining the first substrate 4 to the second substrate 4 ′.
- a side surface of the first semiconductor chip 2 is facing a side surface of the second semiconductor chip 2 ′.
- the first substrate 4 includes a plurality of through substrate channels that are in the form of electrical vias 44 .
- the electrical vias 44 connects the first surface of the first substrate 4 to a second surface 5 of the first substrate 4 .
- the second substrate 4 ′ includes a plurality of through substrate channels that are in the form of electrical vias 44 ′.
- the electrical vias 44 ′ connects the first surface of the second substrate 4 ′ to a second surface 5 ′ of the first substrate 4 ′.
- the electrical vias 44 provide short paths of electrical connections between the first surface 3 of the first substrate 4 and the second surface 5 of the first substrate 4 .
- the electrical vias 44 does not extend outside the first substrate 4 so that a footprint 3 or the first surface 3 of the first substrate 4 is reduced.
- the first semiconductor chip 2 and the second semiconductor chip 2 ′ are provided to be abreast with respect to each other so that the electronic device 27 is made thin.
- the electronic device 27 also provides large areas for heat dissipation.
- the electrical vias 44 ′ of the second substrate 4 ′ provides similar advantages as the electrical vias 44 of the first substrate 4 .
- the electric vias 44 , 444 ′ is provided to reduce weight of the electronic device 11 , as compared to a bond wire connected electronic device.
- the electrical vias 44 , 44 ′ are through substrate electrical conductive channels, which can be provided by solid or hollow cylinders in other embodiments.
- Various electrical conductive materials can be used for making electrical vias 44 , 44 ′, which includes copper, carbon, aluminum, silver, gold, or other metals.
- the electrical vias 44 provides short electrical connections between at least one track on the first surface of the first substrate 3 and at least one track on the second surface 5 of the first substrate 4 .
- the electrical vias 44 can be electrically connected to the active side of the first semiconductor chip 2 through other electrical conducting means, such as solder balls or metal pins.
- the electronic device 27 of FIG. 7 is provided by additional processes of providing electrical vias 44 , 44 ′ to the first substrate 4 and the second substrate 4 ′ respectively. Other processes of making the electronic device 27 are similar to that of making the electronic device 1 of FIG. 1 .
- FIG. 8 illustrates a sectional view of a further electronic device 11 .
- the electronic device 11 includes parts that are similar to the parts of previously described electronic devices 1 , 8 , 20 , 27 .
- the similar parts are denoted by same reference numerals. Descriptions of the similar parts are hereby incorporated by reference.
- the electronic device 11 of FIG. 8 includes a first flexible assembly 24 and a second flexible assembly 24 ′.
- the first flexible assembly 24 is placed laterally next to the second flexible assembly 24 ′.
- the first flexible assembly 24 and the second flexible assembly 24 ′ are in an abreast configuration.
- a second surface 5 of the first flexible assembly 24 is provided at a same level of a second surface 5 ′ of the second flexible assembly 24 ′.
- a bond wire 6 is provided between the first flexible assembly 24 and the second flexible assembly 24 ′. The bond wire 6 connects a second surface 5 on a first flexible circuit board 18 of the first flexible assembly 24 to a second surface 5 ′ of a second flexible circuit board 18 ′ of the second flexible assembly 24 ′.
- the first flexible assembly 24 includes a first semiconductor chip 2 , a third semiconductor chip 124 and a first flexible circuit board 18 . Both the first semiconductor chip 2 and the third semiconductor chip 124 are attached to a first surface 3 of the first flexible circuit board 18 . A passive side of the first semiconductor chip 2 and a passive side of the third semiconductor chip 124 are facing each other. The first flexible circuit board 18 is bent to form a fold such that both the first semiconductor chip 2 and the third semiconductor chip 124 are enclosed by the first flexible circuit board 18 .
- the second flexible assembly 24 ′ includes a second semiconductor chip 2 ′, a fifth semiconductor chip 124 ′, and a second flexible circuit board 18 ′. The second flexible assembly 24 ′ has similar construction as the first flexible assembly 24 .
- the electronic device 11 of FIG. 8 provides a thin semiconductor package because the two flexible assemblies 24 , 24 ′ are abreast to each other. Heat dissipation areas of the semiconductor device 11 is large by including both the first surface 5 of the first flexible circuit board 18 and the first surface 5 ′ of the second flexible circuit board 18 ′.
- the electronic device 11 is also compact because the first flexible assembly 24 and the second flexible assembly 24 ′ each include two semiconductor chips. More electronic functions and better performances are provided by the electronic device 11 .
- the first semiconductor chip 2 and the third semiconductor chip 124 communicate to each other via tracks on the first flexible circuit board 18 .
- the fifth semiconductor chip 124 ′ and the second semiconductor chip 2 ′ provides similar electronic functions and performance, as compared to the first semiconductor chip 2 and the third semiconductor chip 124 .
- a method of making the electronic device 11 includes mounting the third semiconductor chip 24 onto the first surface 3 of the first flexible circuit board 18 .
- Other processes of making the electronic device 11 which are similar to the processes of making the electronic device 20 of FIG. 6 are hereby incorporated by reference.
- FIG. 9 illustrates a sectional view of a further electronic device 15 .
- the electronic device 15 includes parts that are similar to the parts of previously described electronic devices 1 , 8 , 20 , 27 , 11 .
- the similar parts are denoted by same reference numerals. Descriptions of the similar parts are hereby incorporated by reference.
- the electronic device 15 includes a first flexible assembly 30 , a second flexible assembly 30 ′, whilst the first flexible assembly 30 is connected to the second flexible assembly 30 ′ by a bond wire 6 .
- the first flexible assembly 30 and the second flexible assembly 30 ′ are provided to be abreast to each other. As it is illustrated in FIG. 6 , the first flexible assembly 30 is laterally adjacent to the second flexible assembly 30 ′.
- the first flexible assembly 30 includes a first semiconductor chip 2 , a fourth semiconductor chip 19 and a first flexible circuit board 18 .
- the first flexible circuit board 18 is folded such that a first surface 3 of the first flexible circuit board encloses the first semiconductor chip 2 .
- the folded first flexible circuit board includes an upper branch and a lower branch.
- There is also provided a fourth semiconductor chip 19 which is attached to a second surface 5 of the first flexible circuit board 18 .
- the first semiconductor chip 2 , the upper branch, and the fourth semiconductor chip 19 are stacked up sequentially.
- the second flexible assembly 30 ′ includes a third semiconductor chip 2 ′, a second flexible circuit board 18 ′ and a sixth semiconductor chip 19 ′.
- the second flexible assembly 30 ′ includes parts and structures that similar to the first flexible assembly 30 ′.
- the descriptions of the first flexible assembly 124 are hereby incorporated by reference.
- the electronic device 15 of FIG. 9 provides a semiconductor package with multiple semiconductor chips without introducing multiple folds in a single flexible circuit board.
- the electronic device 15 of FIG. 9 is compact with extended electronic functionalities.
- the first flexible assembly 30 and the second flexible assembly 30 ′ include two semiconductor chips respectively.
- the two semiconductor chips 2 , 19 of the first flexible assembly 30 communicate to each other through tracks on the first surface 3 , electrical vias and tracks on the second surface 5 .
- the first flexible assembly 30 is thus made compact with the multiple semiconductor chips 2 , 19 .
- Complex or advanced electronic functions are provided by the first semiconductor chip 2 , the second semiconductor chip 2 ′ the fourth semiconductor chip 19 , and the sixth semiconductor chip 19 ′ that communicate to each other.
- the semiconductor device 15 of FIG. 9 also provides large areas for heat dissipation when the semiconductor device 15 is in operation.
- a method of making the semiconductor device 15 includes mounting the fourth semiconductor chip 19 onto the second surface 5 of the first flexible circuit board 18 .
- the method of making the semiconductor device 15 also includes mounting the sixth semiconductor chip 19 ′ onto the second surface 5 ′ of the second flexible circuit board 18 ′.
- the method of making the semiconductor device 15 further includes processes that are similar to the processes for making the semiconductor device 20 of FIG. 6 . The descriptions of the similar processes are hereby incorporated by reference.
- FIG. 10 illustrates a sectional view of a further electronic device 10 .
- the electronic device 10 includes a first flexible assembly 58 and a second flexible assembly 60 , which is arranged laterally next to the first flexible assembly 58 .
- a bond wire 52 is joined between the first flexible assembly 58 and the second flexible assembly 60 .
- the first flexible assembly 58 , the second flexible assembly 60 , and the bond wire 52 are enveloped by a mold material 38 .
- the first flexible assembly 58 includes a first mother semiconductor chip 34 and a top semiconductor chip 63 , the top semiconductor chip 63 being placed on top of the first mother semiconductor chip 34 .
- the first mother semiconductor chip 34 includes a first flexible circuit board 12 that is provided in a folded form of U-profile with an upper branch 23 and a lower branch 25 being joined by a bend portion 50 .
- the upper branch 23 and the lower branch 25 enclose a semiconductor chip 21 such that a top surface 42 of the lower branch 25 is facing an active side of the semiconductor chip 21 .
- An adhesive material 29 is provided between the semiconductor chip 21 and a bottom surface 46 of the upper branch 23 .
- the first flexible circuit board 12 includes electrically conductive outer tracks 14 and inner tracks 16 .
- the inner tracks 16 are also known as first tracks 16
- the outer tracks 14 are also known as second tracks 14 .
- the outer tracks 14 are provided on a top surface 48 of the upper branch 23 , on an outer surface 54 of the bend portion 50 , and on a bottom surface 40 of the lower branch 25 .
- the inner tracks 16 are provided on the bottom surface 46 of the upper branch 23 , on an inner surface 56 of the bend portion 50 , and on the top surface 42 of the lower branch 25 .
- Both the outer tracks 14 and the inner tracks 16 are made of copper alloy.
- the inner tracks 16 and the outer tracks 14 are formed according to a predetermined pattern.
- the outer tracks 14 and the inner tracks 16 are separated by an electrically insulating plastic layer 42 which is of uniform thickness and which includes a plurality of electrical vias 44 .
- the plastic layer 42 is pliable and is made up of polyimide.
- the electrical vias 44 are through-substrate electrical conductive channel and they 44 connect predetermined parts of the inner tracks 16 to predetermined parts of the outer tracks 14 .
- Solder balls 35 are provided between the semiconductor chip 21 and the top surface 42 of the lower branch 25 .
- the solder balls 35 electrically connect the active side of the semiconductor chip 21 to the inner tracks 16 .
- An underfill material 32 is provided between the top surface 42 and the semiconductor chip 21 , thereby filling the void between the solder balls 35 .
- the top semiconductor chip 63 is connected to the outer tracks 14 of the upper branch 23 by solder balls 64 . Void between an active side of the top semiconductor chip 63 and the top surface 48 of the upper branch 23 is filled by the underfill material 31 .
- the bottom surface 40 of the lower branch 25 is provided with solder balls 81 that are connected to the outer tracks 14 of the lower branch 25 .
- the solder balls 81 provide external electrical connections for the first flexible assembly 58 .
- a first contact pad 26 and a second contact pad 28 are provided on top surface of the outer tracks 14 .
- the first contact pad 26 and the second contact pad 28 are located on opposite ends of the upper branch 23 .
- the second flexible assembly 60 is similar to the first flexible assembly 58 .
- the same reference numerals with a prime symbol are used for parts with a similar shape or function.
- the first contact pad 26 is electrically connected to a first end of the bond wire 52 by a ball bond.
- the second contact pad 28 ′ is electrically attached to a second end of the bond wire 52 by a wedge bond.
- the bond wire 52 is a self-supporting type which is electrical conductor in the form a metal devoid of foreign structure for holding itself. Unlike copper alloy tracks on a Power Circuit Board, the bond wire 52 retains and support its own weight without external help.
- the bond wire 52 is produced from a gold wire with a diameter of about 50 ⁇ m and has the shape of a gradual arc.
- FIG. 10 provides multiple flexible assemblies of semiconductor chips to be placed laterally to form a single electronic device.
- the electronic device 10 is more compact as compare to four laterally separated semiconductor chips or four individually packaged semiconductor chips. Electrical connections between the semiconductor chips of the electronic device 10 are easily provided by the bond wire 52 and the flexible circuit boards 12 , 12 ′.
- the electronic device 10 made by flip semiconductor chip technique includes mechanically rugged electrical interconnections.
- the electronic device 10 when completed with the underfill material 32 is a solid block of cured mold material.
- the electronic device can survive laboratory equivalents of rocket liftoff and of artillery firing, as well as millions of cumulative total hours of actual use in computers and under automobile hoods.
- first flexible assembly 58 is provided with two contact pads 26 , 28 that are positioned at opposite ends of the upper branch 23 , the first flexible assembly 58 can be moved laterally to the other side of the second flexible assembly 60 , thereby connecting the contact pads 26 ′ and 28 together.
- This arrangement provides inter-changeability of different flexible assemblies. In other words, flexible assemblies of the same type or made from the same batch can be selected for making the electronic device 10 .
- the semiconductor chip 21 can be of a different type of semiconductor chip 21 ′.
- the semiconductor chip 21 can be a logic semiconductor chip, whilst the semiconductor chip 21 ′ can be an analogue semiconductor chip or a power semiconductor chip.
- the encapsulating compound 38 which is also known as mold material, can include ceramic, plastic, or other insulating polymer mold materials, such as an epoxy-mold material.
- the bond wire 52 may also be replaced by a metal strip, such as an aluminum strip or copper alloy strip.
- the bend portion 50 can be made broader or more detached from the enclosed semiconductor chip 21 with some additional supporting structure or a stronger layer between the inner tracks 16 and the outer tracks 14 .
- the active side of the top semiconductor chip 63 is connected to the solder balls 81 by electrical paths that are provided by the solder balls 64 and the outer tracks 14 .
- solder balls 81 are also connected to the active side of the semiconductor chip 21 by electrical paths provided by the inner tracks 16 , the electrical vias 44 , and the outer tracks 14 .
- solder balls 64 , the outer tracks 14 , the electrical vias 44 , and the solder balls 35 provide electrical paths between the active side of the top semiconductor chip 63 and the active side of the semiconductor chip 21 .
- Electrical signals from the active side of the top semiconductor chip 63 reach the solder balls 81 ′ by electrical paths that are provided by the solder balls 64 , the outer tracks 14 , the first contact pad 26 , the bond wire 52 , the second contact pad 28 ′, and the outer tracks 14 ′.
- electrical paths between the active side of the top semiconductor chip 63 and the active side of the top semiconductor chip 63 ′ are determined by the solder balls 64 , the outer tracks 14 , the first contact pad 26 , the bond wire 52 , the second contact pad 28 ′, and the solder balls 64 ′.
- the active side of the top semiconductor chip 63 is connected to the semiconductor chip 21 ′ by electrical paths that are arranged by the solder balls 64 , the outer tracks 14 , the first contact pad 26 , the bond wire 52 , the second contact pad 28 ′, the outer tracks 14 ′, the electrical vias 44 ′, the inner tracks 16 ′, and the solder balls 35 ′.
- Electrical connections between the active side of the semiconductor chip 21 and the solder balls 81 ′ are made by the solder balls 35 , the electrical vias 44 , the outer tracks 14 , the first contact pad 26 , the bond wire 52 , the second contact pad 28 ′, and the outer tracks 14 ′.
- the active side of the semiconductor chip 21 is connected to the top semiconductor chip 63 ′ by electrical channels that are provided by the solder balls 35 , the electrical vias 44 , the outer tracks 14 , the first contact pad 26 , the bond wire 52 , the second contact pad 28 ′, the outer tracks 14 ′, and the solder balls 64 ′.
- Electrical signals of the semiconductor chip 21 reach the semiconductor chip 21 ′ through electrical paths that are provided by the solder balls 35 , the electrical vias 44 , the first contact pad 26 , the bond wire 52 , the second contact pad 28 ′, the outer tracks 14 ′, the electrical vias 44 ′, and the solder balls 35 ′.
- the top semiconductor chip 63 ′ is connected to solder balls 81 by electrical paths that are provided by the solder balls 64 ′, the outer tracks 14 ′, the second contact pad 28 ′, the bond wire 52 , the first contact 26 , and the outer tracks 14 .
- solder balls 35 ′, the electrical vias 44 ′, the outer tracks 14 ′, the second contact pad 64 ′, the bond wire 52 , the first contact pads 26 , and the outer tracks 14 similarly provide electrical paths between the active side of the semiconductor chip 21 ′ and the solder balls 81 .
- the first flexible assembly 58 provides electronic functions that cooperate with the functions of the second flexible assembly 60 .
- the solder balls 81 and the solder balls 81 ′ provide the first flexible assembly 58 and the second flexible assembly 60 with electrical connections to an external substrate, such as a printed circuit board or an electronic device.
- the underfill materials 31 , 31 ′, 32 , 32 ′, the adhesive material 29 , 29 ′ together with the mold material 38 form an interlocking structure which holds parts of the electronic device 10 together in a robust form.
- the underfill materials 31 , 31 ′, 32 and 32 ′ also provide electrical insulation, heat conduction, and mechanical bonding between parts contiguous to the underfill material 31 , 31 ′, 32 , or 32 ′. They also relieve mechanical stress experienced by the solder balls 35 ′, 35 ′, 64 , 64 ′ due to differential heating between the semiconductor chips 21 or 21 ′ and the rest of the electronic device 10 .
- the mold material 38 is used for protecting the top semiconductor chips 63 , 63 ′ and the semiconductor chips 21 , 21 ′ from the external environment.
- These flexible assemblies 58 , 60 are of the same type, produced in a single batch, passed through electrical testing, and used for an electronic device.
- FIG. 11 illustrates a method 100 of making the electronic device 10 of FIG. 10 .
- the method 100 includes a process 102 in which a flexible circuit board is provided.
- the solder balls 81 , 64 are then attached to the outer tracks 14 of the flexible circuit board and the solder balls 35 are attached to the inner tracks 16 of the flexible circuit board, as illustrated in block 104 .
- the semiconductor chip 21 is later mounted onto the solder balls 35 , which is illustrated in block 106 .
- the underfill material 32 is then provided at the periphery of the semiconductor chip 21 and is sucked into the void between the active side of the semiconductor chip 21 and the first flexible circuit board 12 by capillary action.
- the adhesive material 29 is evenly spread over a surface of the semiconductor chip 21 , the surface being opposite to the active side of the semiconductor chip 21 .
- the first flexible circuit board 12 is folded into a U-profile such that the upper branch 23 of the first flexible circuit board 12 is in contact with the adhesive material 29 and the first flexible circuit board 12 encloses the semiconductor chip 21 .
- the top semiconductor chip 63 is then mounted onto the solder balls 64 , in block 114 .
- the underfill material 32 is also provided at the periphery of the top semiconductor chip 63 and is later sucked into the void between the top semiconductor chip 63 and the first flexible circuit board 12 by capillary action.
- the second flexible assembly 60 is later produced by processes 102 to 114 .
- the first flexible assembly 58 and the second flexible assembly 60 are later tested individually before encapsulation, as illustrated in block 1 16 . Any flexible assembly that is found to be defective by the test is replaced by a tested-good flexible assembly.
- the first flexible assembly 58 and the second flexible assembly 60 are afterwards laid laterally on a platform such that the solder balls 81 and the solder balls 81 ′ are on a same side of the platform.
- the bond wire 52 is later bonded onto the first contact pad 26 of the first flexible assembly 58 and onto the second contact pad 28 ′ of the second flexible assembly 60 .
- the bonding is carried out using pressure, heat, and ultrasonic techniques. The bonding thereby electrically connects the first flexible assembly 58 to the second flexible assembly 60 .
- the first flexible assembly 58 , the bond wire 52 , and the second flexible assembly 60 are encapsulated by the mold material 38 whilst the solder balls 81 , 81 ′ are not covered by the mold material 38 .
- the method 100 of making the electronic device 10 can be carried out using existing equipment for typical semiconductor packaging without investment in special tools. Desired functionalities of the electronic device 10 can be attained before the encapsulating process 119 , which is at a very late time of assembly.
- the flexible circuit boards can be provided by separating a flexible strip into multiple flexible circuit boards for improving efficiency and reducing process cost.
- the first flexible assembly 58 can also work independently from the second flexible assembly 60 .
- the first flexible assembly 58 can, if needed, alternate between a mode of working together with the second flexible assembly 60 and another mode of working independently from the second flexible assembly 60 during different time periods.
- FIG. 12 illustrates a sectional view of a further electronic device 110 .
- the electronic device 110 includes parts that are similar to the parts of the embodiment of FIGS. 1-9 .
- the similar parts are denoted with the same reference numerals.
- the descriptions of the similar parts of other previously described embodiments are therefore incorporated by reference.
- the electronic device 110 includes a first flexible assembly 158 and a second flexible assembly 160 that is joined to the first flexible assembly 158 by the bond wire 52 .
- the second flexible assembly 160 is arranged laterally next to the first flexible assembly 158 .
- the first flexible assembly 158 , the second flexible assembly 160 , and the bond wire 52 are wrapped by the mold material 38 .
- the first flexible assembly 158 includes a first mother semiconductor chip 134 and the top semiconductor chip 63 , the top semiconductor chip 63 being placed on top of the first mother semiconductor chip 134 .
- the first flexible circuit board 12 of the first mother semiconductor chip 134 encloses an upper semiconductor chip 124 and a lower semiconductor chip 118 .
- the bottom surface 46 of the upper branch 23 is facing an active side of the upper semiconductor chip 124 and a top surface 42 of the lower branch 25 is facing an active side of the lower semiconductor chip 118 .
- the adhesive material 29 is provided between the upper semiconductor chip 124 and the lower semiconductor chip 118 .
- Solder balls 120 are provided between the upper semiconductor chip 124 and the bottom surface 46 .
- the solder balls 120 connect the active side of the upper semiconductor chip 124 to the inner tracks 16 .
- solder balls 122 are provided between the lower semiconductor chip 118 and the top surface 42 for electrically connecting the active side of the lower semiconductor chip 118 to the inner tracks 16 .
- An underfill material 133 is provided between the bottom surface 46 and the active side of the upper semiconductor chip 124 , thereby filling the void between the solder balls 120 .
- an underfill material 132 is provided between the active side of the lower semiconductor chip 118 and the top surface 42 , thereby filling the void between the solder balls 122 .
- a second flexible assembly 160 is similar to the first flexible assembly 158 .
- the same reference numerals with a prime symbol are used for similar parts.
- FIG. 12 The embodiment of FIG. 12 is simple to produce.
- the electronic device 110 that includes the upper semiconductor chip 124 and the lower semiconductor chip 118 thereby enabling redundancy design in which the upper semiconductor chip 124 can take over the functions of the lower semiconductor chip 118 in the event the lower semiconductor chip 118 malfunctions. Desired functionalities of the electronic device 110 can be attained before the encapsulating process 119 ′, which is at a very late time of assembly.
- the active side of the upper semiconductor chip 124 is connected to an active side of the lower semiconductor chip 118 by electrical paths that are provided by the solder balls 120 , the inner tracks 16 , and the solder balls 122 .
- the flexible assemblies 158 , 160 are of the same type, produced in a single batch, passed through electrical testing, and used for an electronic device.
- FIG. 13 illustrates a method 100 ′ of making the electronic device 110 of FIG. 12 .
- FIG. 13 includes processes that are similar to the processes of FIG. 11 . The description of similar processes is incorporated by reference. The same reference numerals with a prime symbol are used for processes that are similar.
- the method 100 ′ includes a process 102 ′ in which the solder balls 120 , 122 are attached to the inner tracks 16 of the first flexible circuit board 12 .
- the solder balls 64 , 81 are also later mounted to the outer tracks 14 of the first flexible circuit board 12 in a predetermined pattern.
- the upper semiconductor chip 124 is then mounted onto the solder balls 120 , the lower semiconductor chip 118 is mounted onto the solder balls 122 , and the top semiconductor chip 63 is attached to the outer tracks 14 , in block 106 ′.
- the underfill material 133 is then provided around the periphery of the upper semiconductor chip 124 whilst the underfill material 132 is spread around the periphery of the lower semiconductor chip 118 .
- the underfill material 133 is sucked into and fills the void between the active sides of the upper semiconductor chip 124 and the upper branch 23 by capillary action.
- the underfill material 132 is sucked into and fills the void between the active side of the lower semiconductor chip 118 and the lower branch 25 . This is illustrated in block 108 ′.
- the adhesive material 29 is evenly spread over a surface of the upper semiconductor chip 124 and a surface of the lower semiconductor chip 118 .
- the first flexible circuit board 12 is folded into a U-profile such that the adhesive materials 29 of both the upper semiconductor chip 124 and the lower semiconductor chip 118 touch each other, in block 112 ′.
- the first flexible assembly 158 and the second flexible assembly 160 are later tested individually, as illustrated in block 116 ′.
- the first flexible assembly 158 and the second flexible assembly 160 are afterwards laid laterally on a platform.
- the bond wire 52 is later bonded onto the first contact pad 26 of the first flexible assembly 158 and onto the second contact pad 28 ′ of the second flexible assembly 60 .
- the first flexible assembly 158 , the bond wire 52 , and the second flexible assembly 160 are encapsulated by the mold material 38 .
- the method 100 ′ allows two semiconductor chips to be provided within the first mother integrated 134 , instead of one single semiconductor chip, as in the embodiment illustrated in FIGS. 8-9 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
Abstract
Description
- A semiconductor chip is attached onto a substrate for providing an electronic device. The electronic device provides various predetermined electronic functions.
- The accompanying drawings are included to provide a further understanding of the present invention and are incorporated in and constitute a part of this specification. The drawings illustrate the embodiments of the present invention and together with the description serve to explain the principles of the invention. Other embodiments of the present invention and many of the intended advantages of the present invention will be readily appreciated as they become better understood by reference to the following detailed description. The elements of the drawings are not necessarily to scale relative to each other. Like reference numerals designate corresponding similar parts.
-
FIG. 1 illustrates a sectional view of an electronic device including two semiconductor chips. -
FIG. 2 illustrates a top view of the electronic device that corresponds to theFIG. 1 . -
FIG. 3 illustrates a sectional view of a further electronic device with a bond tape. -
FIG. 4 illustrates a top view of the electronic device ofFIG. 3 . -
FIG. 5 illustrates a sectional view of a further electronic device with solder balls. -
FIG. 6 illustrates a sectional view of a further electronic device with flexible circuit boards. -
FIG. 7 illustrates a sectional view of an electronic device with electrical vias. -
FIG. 8 illustrates a sectional view of a further electronic device. -
FIG. 9 illustrates a sectional view of a further electronic device. -
FIG. 10 illustrates a sectional view of an electronic device including top semiconductor chips. -
FIG. 11 illustrates a method of making the electronic device ofFIG. 10 . -
FIG. 12 illustrates a sectional view of a further electronic device. -
FIG. 13 illustrates a method of making the electronic device ofFIG. 12 . - In the following Detailed Description, reference is made to the accompanying drawings, which form a part hereof, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. In this regard, directional terminology, such as “top,” “bottom,” “front,” “back,” “leading,” “trailing,” etc., is used with reference to the orientation of the Figure(s) being described. Because components of embodiments of the present invention can be positioned in a number of different orientations, the directional terminology is used for purposes of illustration and is in no way limiting. It is to be understood that other embodiments may be utilized and structural or logical changes may be made without departing from the scope of the present invention. The following detailed description, therefore, is not to be taken in a limiting sense, and the scope of the present invention is defined by the appended claims.
-
FIG. 1 illustrates a sectional view of an electronicintegrated circuit device 1 including twosemiconductor chips electronic device 1 includes afirst semiconductor chip 2 and asecond semiconductor chip 2′. Thefirst semiconductor chip 2 is attached to afirst surface 3 of afirst substrate 4. Thesecond semiconductor chip 2′ is attached to afirst surface 3′ of asecond substrate 4′. Thefirst semiconductor chip 2 includes anactive side 39 and apassive side 41. Theactive side 39 is attached to the first surface. Similarly, thesecond semiconductor chip 2′ includes anactive side 39′ and apassive side 41′. Theactive side 39′ of thesecond semiconductor chip 2′ is also attached to thesecond substrate 4′.First tracks 16 are provided on thefirst surface 3 of thefirst substrate 4. - As illustrated in
FIG. 1 , aside surface 7 of thefirst semiconductor chip 2 faces aside surface 7′ of thesecond semiconductor chip 2′. There is further provided abond wire 6 that connects to thefirst surface 3 of thefirst substrate 4 to thefirst surface 3′ of thesecond substrate 4′. Thebond wire 6 is better seen inFIG. 2 , which is a top view of thedevice 1 of theFIG. 1 . Thefirst semiconductor chip 2 and thesecond semiconductor chip 2′ are laterally distributed. Asecond surface 5 of thefirst substrate 4 and asecond surface 5′ of thesecond substrate 4′ are provided at a same level of theelectronic device 1. - The
first semiconductor chip 2 and thesecond semiconductor chip 2′ are laterally laid out. In particular, the active side of thefirst semiconductor chip 2 and the active side of thesecond semiconductor chip 2′ are abreast of each other. Theelectronic device 1 is thin as compared to a stacked up arrangement of thefirst semiconductor chip 2 and the second semiconductor chip. Theelectronic device 1 is thus made thin with broad surface areas for heat dissipation. Electric connection made by thebond wire 6 can be provided by mature technologies at low cost. - In a further embodiment, the
bond wire 6 can be made by gold, aluminum, copper, or any alloy of these metals. Thefirst substrate 4 or thesecond substrate 4′ can be any type of circuit boards that provide electrical connections for mounting a semiconductor component, which includes integrated electronic components and discrete electronic components. Thefirst semiconductor chip 2, thesecond semiconductor chip 2′, thefirst substrate 4, thesecond substrate 4′ and thebond wire 6 can be encapsulated by a mold material that includes a material of ceramic, plastic, or epoxy. - The term semiconductor chip refers an integrated circuit that is also known as IC, microcircuit, microsemiconductor chip, silicon semiconductor chip, etc. The integrated circuit is a miniaturized electronic circuit mainly of semiconductor components, including some passive components. The
bond wire 6 is a type of self-supporting electrical connecting means, which serves here as an electrical cable element. - The
first semiconductor chip 2 is an integrated circuit that performs predetermined electronic functions. Thefirst substrate 4 is a circuit board that is provided for connecting active side of thefirst semiconductor chip 2 to an external electronic component, such as a printed circuit board (PCB). As it is illustrated inFIG. 1 , thefirst surface 3 of thefirst substrate 4 electrically connects to the active side of thefirst semiconductor chip 2 to thebond wire 6, whilst thesecond surface 5 that is opposite to thefirst surface 3 is provided for connecting thefirst semiconductor chip 2 to the external electronic component. Similarly, thesecond semiconductor chip 2′ is also an integrated circuit that is provided for performing predetermined electronic functions. Thesecond substrate 4′ is likewise provided for electrically connecting thesecond semiconductor chip 2′ to an external electronic component. Thebond wire 6 connects thefirst substrate 4 to thesecond substrate 4′ such that thefirst semiconductor chip 2 and thesecond semiconductor chip 2′ can work in cooperation for carrying out predetermined electronic functions. The predetermined electronic functions include data storage and signal processing. The mold material protects thefirst semiconductor chip 2 and thesecond semiconductor chip 2′ from physical damage or corrosion, which includes shocks, moisture, vibrations, and contamination. Themold material 7 also holds encapsulated interior parts of theelectronic device 1 together as a solid package. - A method of producing the
electronic device 1 includes providing thefirst substrate 4. This is followed by mounting thefirst semiconductor chip 2 onto thefirst surface 3 of thefirst substrate 4. The first semiconductor chip is flip-chip mounted in exemplary embodiments. The method further includes providing thesecond substrate 4′. Thesecond semiconductor chip 2′ is mounted onto thesecond substrate 4′. Thesecond semiconductor chip 2′ is also flip-chip mounted onto thesecond substrate 4′ in certain embodiments. The first substrate is joined to the second substrate by at least oneelectrical cable element 6. The method provides theelectronic device 1 that is thin for appliance requires compact electronic devices. For example, mobile phones, handsets of Global Positioning System, and watches have needs to thin electronic devices. -
FIG. 3 illustrates a sectional view of a furtherelectronic device 43 with abond tape 33. Thebond tape 33 can be better seenFIG. 4 , which provides a top view of theelectronic device 43. Theelectronic device 43 includes parts that are similar to theelectronic device 1 ofFIGS. 1-2 . The similar parts are denoted by same reference numerals and descriptions of the similar parts are hereby incorporated by reference. - The
electronic device 43 includes thebond tape 33 that provides a connection between thefirst substrate 4 and thesecond substrate 4′. Thebond tape 33 provides a secure and robust electrical connection between thefirst substrate 4 and thesecond substrate 4′. In a further embodiment, thebond tape 33 can be provided a metal strip that is made from gold, aluminum, copper, or a metal alloy. Thebond tape 33 can be attached to thefirst substrate 4 and thesecond substrate 4′ by soldering techniques. An example of the soldering technique is Tape Automated Bonding (TAB) technique. -
FIG. 5 illustrates a sectional view of a furtherelectronic device 8 withsolder balls electronic device 8 includes parts that are similar to theelectronic devices FIGS. 1-4 . The similar parts are denoted by same reference numerals and descriptions of the similar parts are hereby incorporated by reference. - The
electronic device 8 includes afirst semiconductor chip 2 and asecond semiconductor chip 2′ that are mounted onto afirst substrate 4 and asecond substrate 4′ respectively. Thefirst substrate 4 is linked to thesecond substrate 4′ by abond wire 6. There is provided an array ofsolder balls 9 between an active side of thefirst semiconductor chip 2 and thefirst substrate 4. - The array of
solder balls 9 is provided between the active side of thefirst semiconductor chip 2 and the first surface of thefirst substrate 4. Similarly, another array ofsolder balls 9′ is also provided between the active side of thesecond semiconductor chip 9′ and thesecond substrate 4′. The arrays ofsolder balls elements first semiconductor chip 2 and thesecond semiconductor chip 2′. - A suitable flip-semiconductor chip mounting technique is known as Controlled Collapse Semiconductor chip Connection, or C4. The boom in flip semiconductor chip packaging results both from the electronic device's 8 advantages in size, performance, flexibility, reliability, and cost over other packaging methods and from the widening availability of flip semiconductor chip materials, equipment, and services.
- For example, flip semiconductor chip mounting technique eliminates reduce required board area for bond wires by up to about 95%, and requires less height. Weight can be less than about 5% of packaged device weight. The flip semiconductor chip technique can produce the simple and small electronic devices, which are smaller than Semiconductor chip Scale Packages (CSP's).
- Flip-chip mounted electronic devices offer the high-speed electrical performance of any assembly method. Eliminating bond wires reduces the delaying inductance and capacitance of the connection by a factor of about 10, and shortens the path by a factor of about 25 to 100. The result is high speed of semiconductor chip interconnection. The flip semiconductor chip mounting technique also provides input/output connection flexibility because flip semiconductor chip connections uses majority area of the semiconductor chip, accommodating many more connections on a small semiconductor chip. Area connections also allow 3-D stacking of semiconductor chip and other components. The flip semiconductor chip technique provides low cost interconnection for high volume automated production.
- The
electronic device 8 is made more compact than a carrier-based electronic device for mounting thefirst semiconductor chip 2 and thesecond semiconductor chip 2′. Since thefirst semiconductor chip 2 and thesecond semiconductor chip 2′ are provided directly on thefirst substrates 4 and thesecond substrate 4′, theelectronic device 8 includes smaller substrates than the carrier-based electronic device both in area and height. Theelectronic device 8 with the flip-semiconductor chip mountedsemiconductor chips - A number of alternatives to the solder balls can be introduced in other possible embodiments, including gold balls or molded studs, electrically conductive plastics, and the “plated bump” process that removes an insulating plating by chemical means.
- The
solder balls 9 are provided for electrically connecting the active side of thefirst semiconductor chip 2 to thefirst substrate 4. Thesolder balls 9′ between thesecond semiconductor chip 2′ and thesecond substrate 4′ also electrically connect the active side of thesecond semiconductor chip 2′ to thesecond substrate 4′. Thesolders balls first semiconductor chip 2 and thesecond semiconductor chip 2′ to thefirst substrate 4 and to thesecond substrate 4′ respectively. Theelectronic device 8 ofFIG. 5 requires an additional process of providing the array ofsolder balls 9 between the active side of thefirst semiconductor chip 2 and thefirst surface 3 of thefirst substrate 4. Similarly, the array ofsolder balls 9′ is also provided between the active side of thesecond semiconductor chip 2′ and thefirst surface 3′ of thesecond substrate 4′. -
FIG. 6 illustrates a sectional view of a furtherelectronic device 20 withflexible circuit boards electronic device 20 includes parts that are similar to theelectronic devices FIGS. 1-5 . The similar parts are denoted by same reference numerals and descriptions of the similar parts are hereby incorporated by reference. - The
electronic device 20 ofFIG. 6 includes a firstflexible assembly 30 and a secondflexible assembly 30′. The firstflexible assembly 36 and the secondflexible assembly 36′ are laterally distributed. Abond wire 6 is provided that is joining the firstflexible assembly 36 to the secondflexible assembly 36′. - The first
flexible assembly 36 includes a firstflexible circuit board 18 and afirst semiconductor chip 2. The firstflexible circuit board 18 is folded at a middle position with two parallel braches that define an opening. Thefirst semiconductor chip 2 is enclosed by and attached to afirst surface 3 of the firstflexible circuit board 18. Asecond surface 5 of the firstflexible circuit board 18 is an external surface of the firstflexible assembly 36. - Similarly, the second
flexible assembly 36′ includes a secondflexible circuit board 18′ and thesecond semiconductor chip 2′. The secondflexible circuit board 18′ includes similar profiles as the firstflexible circuit board 18, whilst an opening of the secondflexible circuit board 18′ faces an opposite side of the opening of the firstflexible substrate 18. Afirst surface 3′ of the secondflexible circuit board 18′ is provided to enclose thesecond semiconductor chip 2′. Thesecond semiconductor chip 2′ is attached onto afirst surface 3′ of a secondflexible circuit board 18′. Asecond surface 5′ of the secondflexible circuit board 18′ is provided at an opposite side of the secondflexible circuit board 18′. - The
electronic device 20 ofFIG. 6 provides a thin semiconductor package that has extended surface area fir heat dissipation. Furthermore, in contrast to a rigid printed circuit board, the firstflexible circuit board 18 provides shape flexibility for space savings to theelectronic device 20. In a further embodiment, more semiconductor chips can be attached to the firstflexible circuit board 18 when more folds are introduced to the firstflexible circuit board 18 for packaging multiple semiconductor chips inside the folds. Theflexible circuit board 18 with many folds does not enlarge a footprint of the firstflexible assembly 36 for packaging the multiple semiconductor chips since the multiple semiconductor chips can be attached to each of the folds respectively. Weight reduction can be also achieved for packaging the multiple semiconductor chips by the avoidance of multiple rigid substrates. - The first
flexible circuit board 18 and the secondflexible circuit board 18′ are both flexible substrates. A flexible substrate is disclosed in U.S. Pat. No. 5,646,446 to Nicewarner, Jr. and Frinak which is incorporated by reference herein. Similar functions and advantages are provided by the firstflexible circuit board 18 and the secondflexible circuit board 18′. Theelectronic device 20 ofFIG. 6 is provided by providingflexible circuit boards FIGS. 1-2 . -
FIG. 7 illustrates a sectional view of anelectronic device 27 withelectrical vias electronic device 27 includes parts that are similar to the parts of previously describedelectronic devices - The
electronic device 27 includes afirst semiconductor chip 2 and asecond semiconductor chip 2′. An active side of thefirst semiconductor chip 2 is attached to afirst surface 3 of thefirst substrate 4. An active side of thesecond semiconductor chip 2′ is attached to afirst surface 3′ of thesecond substrate 4′. Abond wire 6 is provided for joining thefirst substrate 4 to thesecond substrate 4′. A side surface of thefirst semiconductor chip 2 is facing a side surface of thesecond semiconductor chip 2′. - The
first substrate 4 includes a plurality of through substrate channels that are in the form ofelectrical vias 44. Theelectrical vias 44 connects the first surface of thefirst substrate 4 to asecond surface 5 of thefirst substrate 4. In a similar manner, thesecond substrate 4′ includes a plurality of through substrate channels that are in the form ofelectrical vias 44′. Theelectrical vias 44′ connects the first surface of thesecond substrate 4′ to asecond surface 5′ of thefirst substrate 4′. - The
electrical vias 44 provide short paths of electrical connections between thefirst surface 3 of thefirst substrate 4 and thesecond surface 5 of thefirst substrate 4. Theelectrical vias 44 does not extend outside thefirst substrate 4 so that afootprint 3 or thefirst surface 3 of thefirst substrate 4 is reduced. Furthermore, thefirst semiconductor chip 2 and thesecond semiconductor chip 2′ are provided to be abreast with respect to each other so that theelectronic device 27 is made thin. Theelectronic device 27 also provides large areas for heat dissipation. Theelectrical vias 44′ of thesecond substrate 4′ provides similar advantages as theelectrical vias 44 of thefirst substrate 4. Theelectric vias 44, 444′ is provided to reduce weight of theelectronic device 11, as compared to a bond wire connected electronic device. - The
electrical vias electrical vias electrical vias 44 provides short electrical connections between at least one track on the first surface of thefirst substrate 3 and at least one track on thesecond surface 5 of thefirst substrate 4. In a further embodiment, theelectrical vias 44 can be electrically connected to the active side of thefirst semiconductor chip 2 through other electrical conducting means, such as solder balls or metal pins. - The
electronic device 27 ofFIG. 7 is provided by additional processes of providingelectrical vias first substrate 4 and thesecond substrate 4′ respectively. Other processes of making theelectronic device 27 are similar to that of making theelectronic device 1 ofFIG. 1 . -
FIG. 8 illustrates a sectional view of a furtherelectronic device 11. Theelectronic device 11 includes parts that are similar to the parts of previously describedelectronic devices - The
electronic device 11 ofFIG. 8 includes a firstflexible assembly 24 and a secondflexible assembly 24′. The firstflexible assembly 24 is placed laterally next to the secondflexible assembly 24′. As it illustrated inFIG. 8 , the firstflexible assembly 24 and the secondflexible assembly 24′ are in an abreast configuration. Asecond surface 5 of the firstflexible assembly 24 is provided at a same level of asecond surface 5′ of the secondflexible assembly 24′. Abond wire 6 is provided between the firstflexible assembly 24 and the secondflexible assembly 24′. Thebond wire 6 connects asecond surface 5 on a firstflexible circuit board 18 of the firstflexible assembly 24 to asecond surface 5′ of a secondflexible circuit board 18′ of the secondflexible assembly 24′. - The first
flexible assembly 24 includes afirst semiconductor chip 2, athird semiconductor chip 124 and a firstflexible circuit board 18. Both thefirst semiconductor chip 2 and thethird semiconductor chip 124 are attached to afirst surface 3 of the firstflexible circuit board 18. A passive side of thefirst semiconductor chip 2 and a passive side of thethird semiconductor chip 124 are facing each other. The firstflexible circuit board 18 is bent to form a fold such that both thefirst semiconductor chip 2 and thethird semiconductor chip 124 are enclosed by the firstflexible circuit board 18. The secondflexible assembly 24′ includes asecond semiconductor chip 2′, afifth semiconductor chip 124′, and a secondflexible circuit board 18′. The secondflexible assembly 24′ has similar construction as the firstflexible assembly 24. - The
electronic device 11 ofFIG. 8 provides a thin semiconductor package because the twoflexible assemblies semiconductor device 11 is large by including both thefirst surface 5 of the firstflexible circuit board 18 and thefirst surface 5′ of the secondflexible circuit board 18′. Theelectronic device 11 is also compact because the firstflexible assembly 24 and the secondflexible assembly 24′ each include two semiconductor chips. More electronic functions and better performances are provided by theelectronic device 11. Furthermore, thefirst semiconductor chip 2 and thethird semiconductor chip 124 communicate to each other via tracks on the firstflexible circuit board 18. Thefifth semiconductor chip 124′ and thesecond semiconductor chip 2′ provides similar electronic functions and performance, as compared to thefirst semiconductor chip 2 and thethird semiconductor chip 124. - A method of making the
electronic device 11 includes mounting thethird semiconductor chip 24 onto thefirst surface 3 of the firstflexible circuit board 18. Other processes of making theelectronic device 11, which are similar to the processes of making theelectronic device 20 ofFIG. 6 are hereby incorporated by reference. -
FIG. 9 illustrates a sectional view of a furtherelectronic device 15. Theelectronic device 15 includes parts that are similar to the parts of previously describedelectronic devices - The
electronic device 15 includes a firstflexible assembly 30, a secondflexible assembly 30′, whilst the firstflexible assembly 30 is connected to the secondflexible assembly 30′ by abond wire 6. The firstflexible assembly 30 and the secondflexible assembly 30′ are provided to be abreast to each other. As it is illustrated inFIG. 6 , the firstflexible assembly 30 is laterally adjacent to the secondflexible assembly 30′. - The first
flexible assembly 30 includes afirst semiconductor chip 2, afourth semiconductor chip 19 and a firstflexible circuit board 18. The firstflexible circuit board 18 is folded such that afirst surface 3 of the first flexible circuit board encloses thefirst semiconductor chip 2. The folded first flexible circuit board includes an upper branch and a lower branch. There is also provided afourth semiconductor chip 19, which is attached to asecond surface 5 of the firstflexible circuit board 18. Thefirst semiconductor chip 2, the upper branch, and thefourth semiconductor chip 19 are stacked up sequentially. - The second
flexible assembly 30′ includes athird semiconductor chip 2′, a secondflexible circuit board 18′ and asixth semiconductor chip 19′. The secondflexible assembly 30′ includes parts and structures that similar to the firstflexible assembly 30′. The descriptions of the firstflexible assembly 124 are hereby incorporated by reference. - The
electronic device 15 ofFIG. 9 provides a semiconductor package with multiple semiconductor chips without introducing multiple folds in a single flexible circuit board. Theelectronic device 15 ofFIG. 9 is compact with extended electronic functionalities. The firstflexible assembly 30 and the secondflexible assembly 30′ include two semiconductor chips respectively. For example, the twosemiconductor chips flexible assembly 30 communicate to each other through tracks on thefirst surface 3, electrical vias and tracks on thesecond surface 5. The firstflexible assembly 30 is thus made compact with themultiple semiconductor chips first semiconductor chip 2, thesecond semiconductor chip 2′ thefourth semiconductor chip 19, and thesixth semiconductor chip 19′ that communicate to each other. Thesemiconductor device 15 ofFIG. 9 also provides large areas for heat dissipation when thesemiconductor device 15 is in operation. - A method of making the
semiconductor device 15 includes mounting thefourth semiconductor chip 19 onto thesecond surface 5 of the firstflexible circuit board 18. The method of making thesemiconductor device 15 also includes mounting thesixth semiconductor chip 19′ onto thesecond surface 5′ of the secondflexible circuit board 18′. The method of making thesemiconductor device 15 further includes processes that are similar to the processes for making thesemiconductor device 20 ofFIG. 6 . The descriptions of the similar processes are hereby incorporated by reference. -
FIG. 10 illustrates a sectional view of a furtherelectronic device 10. - The
electronic device 10 includes a firstflexible assembly 58 and a secondflexible assembly 60, which is arranged laterally next to the firstflexible assembly 58. Abond wire 52 is joined between the firstflexible assembly 58 and the secondflexible assembly 60. The firstflexible assembly 58, the secondflexible assembly 60, and thebond wire 52 are enveloped by amold material 38. - The first
flexible assembly 58 includes a firstmother semiconductor chip 34 and atop semiconductor chip 63, thetop semiconductor chip 63 being placed on top of the firstmother semiconductor chip 34. - The first
mother semiconductor chip 34 includes a firstflexible circuit board 12 that is provided in a folded form of U-profile with anupper branch 23 and alower branch 25 being joined by abend portion 50. Theupper branch 23 and thelower branch 25 enclose asemiconductor chip 21 such that atop surface 42 of thelower branch 25 is facing an active side of thesemiconductor chip 21. - An
adhesive material 29 is provided between thesemiconductor chip 21 and abottom surface 46 of theupper branch 23. - The first
flexible circuit board 12 includes electrically conductiveouter tracks 14 andinner tracks 16. Theinner tracks 16 are also known asfirst tracks 16, whilst theouter tracks 14 are also known as second tracks 14.Theouter tracks 14 are provided on atop surface 48 of theupper branch 23, on anouter surface 54 of thebend portion 50, and on abottom surface 40 of thelower branch 25. Theinner tracks 16 are provided on thebottom surface 46 of theupper branch 23, on aninner surface 56 of thebend portion 50, and on thetop surface 42 of thelower branch 25. Both theouter tracks 14 and theinner tracks 16 are made of copper alloy. Theinner tracks 16 and theouter tracks 14 are formed according to a predetermined pattern. Theouter tracks 14 and theinner tracks 16 are separated by an electrically insulatingplastic layer 42 which is of uniform thickness and which includes a plurality ofelectrical vias 44. Theplastic layer 42 is pliable and is made up of polyimide. Theelectrical vias 44 are through-substrate electrical conductive channel and they 44 connect predetermined parts of theinner tracks 16 to predetermined parts of the outer tracks 14. -
Solder balls 35 are provided between thesemiconductor chip 21 and thetop surface 42 of thelower branch 25. Thesolder balls 35 electrically connect the active side of thesemiconductor chip 21 to the inner tracks 16. Anunderfill material 32 is provided between thetop surface 42 and thesemiconductor chip 21, thereby filling the void between thesolder balls 35. - The
top semiconductor chip 63 is connected to theouter tracks 14 of theupper branch 23 bysolder balls 64. Void between an active side of thetop semiconductor chip 63 and thetop surface 48 of theupper branch 23 is filled by theunderfill material 31. - The
bottom surface 40 of thelower branch 25 is provided withsolder balls 81 that are connected to theouter tracks 14 of thelower branch 25. Thesolder balls 81 provide external electrical connections for the firstflexible assembly 58. - A
first contact pad 26 and asecond contact pad 28 are provided on top surface of the outer tracks 14. Thefirst contact pad 26 and thesecond contact pad 28 are located on opposite ends of theupper branch 23. - The second
flexible assembly 60 is similar to the firstflexible assembly 58. The same reference numerals with a prime symbol are used for parts with a similar shape or function. - The
first contact pad 26 is electrically connected to a first end of thebond wire 52 by a ball bond. In a similar manner, thesecond contact pad 28′ is electrically attached to a second end of thebond wire 52 by a wedge bond. Thebond wire 52 is a self-supporting type which is electrical conductor in the form a metal devoid of foreign structure for holding itself. Unlike copper alloy tracks on a Power Circuit Board, thebond wire 52 retains and support its own weight without external help. Thebond wire 52 is produced from a gold wire with a diameter of about 50 μm and has the shape of a gradual arc. - The embodiment of
FIG. 10 provides multiple flexible assemblies of semiconductor chips to be placed laterally to form a single electronic device. Theelectronic device 10 is more compact as compare to four laterally separated semiconductor chips or four individually packaged semiconductor chips. Electrical connections between the semiconductor chips of theelectronic device 10 are easily provided by thebond wire 52 and theflexible circuit boards - The
electronic device 10 made by flip semiconductor chip technique includes mechanically rugged electrical interconnections. Theelectronic device 10, when completed with theunderfill material 32 is a solid block of cured mold material. The electronic device can survive laboratory equivalents of rocket liftoff and of artillery firing, as well as millions of cumulative total hours of actual use in computers and under automobile hoods. - In a further embodiment, since the first
flexible assembly 58 is provided with twocontact pads upper branch 23, the firstflexible assembly 58 can be moved laterally to the other side of the secondflexible assembly 60, thereby connecting thecontact pads 26′ and 28 together. This arrangement provides inter-changeability of different flexible assemblies. In other words, flexible assemblies of the same type or made from the same batch can be selected for making theelectronic device 10. - In a further embodiment, more than one bond wire, more than one first contact pad and more than one second contact pad can be included. The
semiconductor chip 21 can be of a different type ofsemiconductor chip 21′. For example, thesemiconductor chip 21 can be a logic semiconductor chip, whilst thesemiconductor chip 21′ can be an analogue semiconductor chip or a power semiconductor chip. The encapsulatingcompound 38, which is also known as mold material, can include ceramic, plastic, or other insulating polymer mold materials, such as an epoxy-mold material. Thebond wire 52 may also be replaced by a metal strip, such as an aluminum strip or copper alloy strip. Thebend portion 50 can be made broader or more detached from theenclosed semiconductor chip 21 with some additional supporting structure or a stronger layer between theinner tracks 16 and the outer tracks 14. - The active side of the
top semiconductor chip 63 is connected to thesolder balls 81 by electrical paths that are provided by thesolder balls 64 and the outer tracks 14. - The
solder balls 81 are also connected to the active side of thesemiconductor chip 21 by electrical paths provided by theinner tracks 16, theelectrical vias 44, and the outer tracks 14. - Likewise, the
solder balls 64, theouter tracks 14, theelectrical vias 44, and thesolder balls 35 provide electrical paths between the active side of thetop semiconductor chip 63 and the active side of thesemiconductor chip 21. - Electrical signals from the active side of the
top semiconductor chip 63 reach thesolder balls 81 ′ by electrical paths that are provided by thesolder balls 64, theouter tracks 14, thefirst contact pad 26, thebond wire 52, thesecond contact pad 28′, and theouter tracks 14′. - Similarly, electrical paths between the active side of the
top semiconductor chip 63 and the active side of thetop semiconductor chip 63′ are determined by thesolder balls 64, theouter tracks 14, thefirst contact pad 26, thebond wire 52, thesecond contact pad 28′, and thesolder balls 64′. - The active side of the
top semiconductor chip 63 is connected to thesemiconductor chip 21′ by electrical paths that are arranged by thesolder balls 64, theouter tracks 14, thefirst contact pad 26, thebond wire 52, thesecond contact pad 28′, theouter tracks 14′, theelectrical vias 44′, theinner tracks 16′, and thesolder balls 35′. - Electrical connections between the active side of the
semiconductor chip 21 and thesolder balls 81′ are made by thesolder balls 35, theelectrical vias 44, theouter tracks 14, thefirst contact pad 26, thebond wire 52, thesecond contact pad 28′, and theouter tracks 14′. - The active side of the
semiconductor chip 21 is connected to thetop semiconductor chip 63′ by electrical channels that are provided by thesolder balls 35, theelectrical vias 44, theouter tracks 14, thefirst contact pad 26, thebond wire 52, thesecond contact pad 28′, theouter tracks 14′, and thesolder balls 64′. - Electrical signals of the
semiconductor chip 21 reach thesemiconductor chip 21′ through electrical paths that are provided by thesolder balls 35, theelectrical vias 44, thefirst contact pad 26, thebond wire 52, thesecond contact pad 28′, theouter tracks 14′, theelectrical vias 44′, and thesolder balls 35′. - The
top semiconductor chip 63′ is connected to solderballs 81 by electrical paths that are provided by thesolder balls 64′, theouter tracks 14′, thesecond contact pad 28′, thebond wire 52, thefirst contact 26, and the outer tracks 14. - The
solder balls 35′, theelectrical vias 44′, theouter tracks 14′, thesecond contact pad 64′, thebond wire 52, thefirst contact pads 26, and theouter tracks 14 similarly provide electrical paths between the active side of thesemiconductor chip 21′ and thesolder balls 81. - The first
flexible assembly 58 provides electronic functions that cooperate with the functions of the secondflexible assembly 60. Thesolder balls 81 and thesolder balls 81′ provide the firstflexible assembly 58 and the secondflexible assembly 60 with electrical connections to an external substrate, such as a printed circuit board or an electronic device. - The
underfill materials adhesive material mold material 38 form an interlocking structure which holds parts of theelectronic device 10 together in a robust form. Theunderfill materials underfill material solder balls 35′, 35′, 64, 64′ due to differential heating between the semiconductor chips 21 or 21′ and the rest of theelectronic device 10. Themold material 38 is used for protecting thetop semiconductor chips flexible assemblies -
FIG. 11 illustrates amethod 100 of making theelectronic device 10 ofFIG. 10 . Themethod 100 includes aprocess 102 in which a flexible circuit board is provided. Thesolder balls outer tracks 14 of the flexible circuit board and thesolder balls 35 are attached to theinner tracks 16 of the flexible circuit board, as illustrated inblock 104. Thesemiconductor chip 21 is later mounted onto thesolder balls 35, which is illustrated inblock 106. As illustrated inblock 108, theunderfill material 32 is then provided at the periphery of thesemiconductor chip 21 and is sucked into the void between the active side of thesemiconductor chip 21 and the firstflexible circuit board 12 by capillary action. - In a following
process 111, theadhesive material 29 is evenly spread over a surface of thesemiconductor chip 21, the surface being opposite to the active side of thesemiconductor chip 21. Later inblock 112, the firstflexible circuit board 12 is folded into a U-profile such that theupper branch 23 of the firstflexible circuit board 12 is in contact with theadhesive material 29 and the firstflexible circuit board 12 encloses thesemiconductor chip 21. Thetop semiconductor chip 63 is then mounted onto thesolder balls 64, inblock 114. Theunderfill material 32 is also provided at the periphery of thetop semiconductor chip 63 and is later sucked into the void between thetop semiconductor chip 63 and the firstflexible circuit board 12 by capillary action. - The second
flexible assembly 60 is later produced byprocesses 102 to 114. The firstflexible assembly 58 and the secondflexible assembly 60 are later tested individually before encapsulation, as illustrated inblock 1 16. Any flexible assembly that is found to be defective by the test is replaced by a tested-good flexible assembly. - In
block 117, the firstflexible assembly 58 and the secondflexible assembly 60 are afterwards laid laterally on a platform such that thesolder balls 81 and thesolder balls 81′ are on a same side of the platform. Inblock 117, thebond wire 52 is later bonded onto thefirst contact pad 26 of the firstflexible assembly 58 and onto thesecond contact pad 28′ of the secondflexible assembly 60. The bonding is carried out using pressure, heat, and ultrasonic techniques. The bonding thereby electrically connects the firstflexible assembly 58 to the secondflexible assembly 60. In a followingprocess 119, the firstflexible assembly 58, thebond wire 52, and the secondflexible assembly 60 are encapsulated by themold material 38 whilst thesolder balls mold material 38. - The
method 100 of making theelectronic device 10 can be carried out using existing equipment for typical semiconductor packaging without investment in special tools. Desired functionalities of theelectronic device 10 can be attained before theencapsulating process 119, which is at a very late time of assembly. The flexible circuit boards can be provided by separating a flexible strip into multiple flexible circuit boards for improving efficiency and reducing process cost. - The first
flexible assembly 58 can also work independently from the secondflexible assembly 60. The firstflexible assembly 58 can, if needed, alternate between a mode of working together with the secondflexible assembly 60 and another mode of working independently from the secondflexible assembly 60 during different time periods. -
FIG. 12 illustrates a sectional view of a furtherelectronic device 110. Theelectronic device 110 includes parts that are similar to the parts of the embodiment ofFIGS. 1-9 . The similar parts are denoted with the same reference numerals. The descriptions of the similar parts of other previously described embodiments are therefore incorporated by reference. - The
electronic device 110 includes a firstflexible assembly 158 and a secondflexible assembly 160 that is joined to the firstflexible assembly 158 by thebond wire 52. The secondflexible assembly 160 is arranged laterally next to the firstflexible assembly 158. The firstflexible assembly 158, the secondflexible assembly 160, and thebond wire 52 are wrapped by themold material 38. - The first
flexible assembly 158 includes a firstmother semiconductor chip 134 and thetop semiconductor chip 63, thetop semiconductor chip 63 being placed on top of the firstmother semiconductor chip 134. - The first
flexible circuit board 12 of the firstmother semiconductor chip 134 encloses anupper semiconductor chip 124 and alower semiconductor chip 118. Thebottom surface 46 of theupper branch 23 is facing an active side of theupper semiconductor chip 124 and atop surface 42 of thelower branch 25 is facing an active side of thelower semiconductor chip 118. Theadhesive material 29 is provided between theupper semiconductor chip 124 and thelower semiconductor chip 118. -
Solder balls 120 are provided between theupper semiconductor chip 124 and thebottom surface 46. Thesolder balls 120 connect the active side of theupper semiconductor chip 124 to the inner tracks 16. Similarly,solder balls 122 are provided between thelower semiconductor chip 118 and thetop surface 42 for electrically connecting the active side of thelower semiconductor chip 118 to the inner tracks 16. - An
underfill material 133 is provided between thebottom surface 46 and the active side of theupper semiconductor chip 124, thereby filling the void between thesolder balls 120. Similarly, anunderfill material 132 is provided between the active side of thelower semiconductor chip 118 and thetop surface 42, thereby filling the void between thesolder balls 122. - A second
flexible assembly 160 is similar to the firstflexible assembly 158. The same reference numerals with a prime symbol are used for similar parts. - The embodiment of
FIG. 12 is simple to produce. Theelectronic device 110 that includes theupper semiconductor chip 124 and thelower semiconductor chip 118 thereby enabling redundancy design in which theupper semiconductor chip 124 can take over the functions of thelower semiconductor chip 118 in the event thelower semiconductor chip 118 malfunctions. Desired functionalities of theelectronic device 110 can be attained before theencapsulating process 119′, which is at a very late time of assembly. - For interpreting functions of the second embodiment illustrated in
FIG. 12 , one may also, by way of reference and where appropriate, refer to the explanations and remarks stated above with respect to other embodiments described in relationship toFIGS. 1-9 . - The active side of the
upper semiconductor chip 124 is connected to an active side of thelower semiconductor chip 118 by electrical paths that are provided by thesolder balls 120, theinner tracks 16, and thesolder balls 122. Theflexible assemblies -
FIG. 13 illustrates amethod 100′ of making theelectronic device 110 ofFIG. 12 .FIG. 13 includes processes that are similar to the processes ofFIG. 11 . The description of similar processes is incorporated by reference. The same reference numerals with a prime symbol are used for processes that are similar. - The
method 100′ includes aprocess 102′ in which thesolder balls inner tracks 16 of the firstflexible circuit board 12. In theprocess 104′, thesolder balls outer tracks 14 of the firstflexible circuit board 12 in a predetermined pattern. - The
upper semiconductor chip 124 is then mounted onto thesolder balls 120, thelower semiconductor chip 118 is mounted onto thesolder balls 122, and thetop semiconductor chip 63 is attached to theouter tracks 14, inblock 106′. - The
underfill material 133 is then provided around the periphery of theupper semiconductor chip 124 whilst theunderfill material 132 is spread around the periphery of thelower semiconductor chip 118. Theunderfill material 133 is sucked into and fills the void between the active sides of theupper semiconductor chip 124 and theupper branch 23 by capillary action. Likewise, theunderfill material 132 is sucked into and fills the void between the active side of thelower semiconductor chip 118 and thelower branch 25. This is illustrated inblock 108′. - In a following
process 111′, theadhesive material 29 is evenly spread over a surface of theupper semiconductor chip 124 and a surface of thelower semiconductor chip 118. - The first
flexible circuit board 12 is folded into a U-profile such that theadhesive materials 29 of both theupper semiconductor chip 124 and thelower semiconductor chip 118 touch each other, inblock 112′. - The first
flexible assembly 158 and the secondflexible assembly 160 are later tested individually, as illustrated inblock 116′. Inblock 118′, the firstflexible assembly 158 and the secondflexible assembly 160 are afterwards laid laterally on a platform. In a followingprocess 117′, thebond wire 52 is later bonded onto thefirst contact pad 26 of the firstflexible assembly 158 and onto thesecond contact pad 28′ of the secondflexible assembly 60. In a followingprocess 119′, the firstflexible assembly 158, thebond wire 52, and the secondflexible assembly 160 are encapsulated by themold material 38. - The
method 100′ allows two semiconductor chips to be provided within the first mother integrated 134, instead of one single semiconductor chip, as in the embodiment illustrated inFIGS. 8-9 . - In the above provided descriptions, the same reference numerals with a prime symbol are used for parts with a similar shape or function.
- Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that a variety of alternate and/or equivalent implementations may be substituted for the specific embodiments illustrated and described without departing from the scope of the present invention. This application is intended to cover any adaptations or variations of the specific embodiments discussed herein. Therefore, it is intended that this invention be limited only by the claims and the equivalents thereof.
Claims (25)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/026,716 US7944050B2 (en) | 2008-02-06 | 2008-02-06 | Integrated circuit device and a method of making the integrated circuit device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/026,716 US7944050B2 (en) | 2008-02-06 | 2008-02-06 | Integrated circuit device and a method of making the integrated circuit device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20090194873A1 true US20090194873A1 (en) | 2009-08-06 |
US7944050B2 US7944050B2 (en) | 2011-05-17 |
Family
ID=40930847
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/026,716 Expired - Fee Related US7944050B2 (en) | 2008-02-06 | 2008-02-06 | Integrated circuit device and a method of making the integrated circuit device |
Country Status (1)
Country | Link |
---|---|
US (1) | US7944050B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150198478A1 (en) * | 2014-01-15 | 2015-07-16 | Cisco Technology, Inc. | Planar Light Wave Circuit Based Optical Transceiver Assembly |
US10519097B2 (en) | 2015-05-13 | 2019-12-31 | Basf Se | Process for making mixtures of chelating agents |
US20220392836A1 (en) * | 2017-12-08 | 2022-12-08 | Tesla, Inc. | Electronic assembly having multiple substrate segments |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5646446A (en) * | 1995-12-22 | 1997-07-08 | Fairchild Space And Defense Corporation | Three-dimensional flexible assembly of integrated circuits |
US20050041402A1 (en) * | 2001-10-26 | 2005-02-24 | Staktek Group, L.P. | Integrated circuit stacking system and method |
US6869825B2 (en) * | 2002-12-31 | 2005-03-22 | Intel Corporation | Folded BGA package design with shortened communication paths and more electrical routing flexibility |
US20070092996A1 (en) * | 2005-10-21 | 2007-04-26 | Freescale Semiconductor, Inc. | Method of making semiconductor package with reduced moisture sensitivity |
US20070252284A1 (en) * | 2006-04-28 | 2007-11-01 | Po-Ching Su | Stackable semiconductor package |
US20080157318A1 (en) * | 2006-12-28 | 2008-07-03 | Stats Chippac Ltd. | Bridge stack integrated circuit package-on-package system |
-
2008
- 2008-02-06 US US12/026,716 patent/US7944050B2/en not_active Expired - Fee Related
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5646446A (en) * | 1995-12-22 | 1997-07-08 | Fairchild Space And Defense Corporation | Three-dimensional flexible assembly of integrated circuits |
US20050041402A1 (en) * | 2001-10-26 | 2005-02-24 | Staktek Group, L.P. | Integrated circuit stacking system and method |
US6869825B2 (en) * | 2002-12-31 | 2005-03-22 | Intel Corporation | Folded BGA package design with shortened communication paths and more electrical routing flexibility |
US20070092996A1 (en) * | 2005-10-21 | 2007-04-26 | Freescale Semiconductor, Inc. | Method of making semiconductor package with reduced moisture sensitivity |
US20070252284A1 (en) * | 2006-04-28 | 2007-11-01 | Po-Ching Su | Stackable semiconductor package |
US20080157318A1 (en) * | 2006-12-28 | 2008-07-03 | Stats Chippac Ltd. | Bridge stack integrated circuit package-on-package system |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150198478A1 (en) * | 2014-01-15 | 2015-07-16 | Cisco Technology, Inc. | Planar Light Wave Circuit Based Optical Transceiver Assembly |
US9476763B2 (en) * | 2014-01-15 | 2016-10-25 | Cisco Technology, Inc. | Planar light wave circuit based optical transceiver assembly |
US10519097B2 (en) | 2015-05-13 | 2019-12-31 | Basf Se | Process for making mixtures of chelating agents |
US20220392836A1 (en) * | 2017-12-08 | 2022-12-08 | Tesla, Inc. | Electronic assembly having multiple substrate segments |
Also Published As
Publication number | Publication date |
---|---|
US7944050B2 (en) | 2011-05-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101452592B1 (en) | Methods and apparatus for package on package devices with reversed stud bump through via interconnections | |
US7915077B2 (en) | Methods of making metal core foldover package structures | |
US11309304B2 (en) | Stackable electronic package and method of fabricating same | |
KR100692441B1 (en) | Semicondoctor device and manufacturing method thereof | |
US9449941B2 (en) | Connecting function chips to a package to form package-on-package | |
KR101081140B1 (en) | Module having stacked chip scale semiconductor packages | |
US9646922B2 (en) | Methods and apparatus for thinner package on package structures | |
US20090102037A1 (en) | Semiconductor package, module, system having solder ball coupled to chip pad and manufacturing method thereof | |
US9281284B2 (en) | System-in-packages having vertically-interconnected leaded components and methods for the fabrication thereof | |
JP2002252303A (en) | Flip-chip semiconductor device for molded chip-scale package, and assembling method therefor | |
US20070023886A1 (en) | Method for producing a chip arrangement, a chip arrangement and a multichip device | |
US9064718B1 (en) | Pre-formed via array for integrated circuit package | |
US11869829B2 (en) | Semiconductor device with through-mold via | |
US20140138826A1 (en) | High-Density Package-on-Package Structure | |
US7944050B2 (en) | Integrated circuit device and a method of making the integrated circuit device | |
JP2006202997A (en) | Semiconductor device and its manufacturing method | |
JP4339032B2 (en) | Semiconductor device | |
Kisiel et al. | Trends in assembling of advanced IC packages | |
KR100443516B1 (en) | Stack package and manufacturing method thereof | |
US20150115437A1 (en) | Universal encapsulation substrate, encapsulation structure and encapsulation method | |
US7750450B2 (en) | Stacked die package with stud spacers | |
KR101425475B1 (en) | System in package | |
KR101185854B1 (en) | Semiconductor package | |
KR19980022524A (en) | Laminated chip package manufacturing method | |
KR20040091985A (en) | Ball Grid Array Package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LIM, CHEE CHIAN;REEL/FRAME:020701/0891 Effective date: 20080218 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20230517 |