US20090191690A1 - Increasing Die Strength by Etching During or After Dicing - Google Patents

Increasing Die Strength by Etching During or After Dicing Download PDF

Info

Publication number
US20090191690A1
US20090191690A1 US11666796 US66679605A US2009191690A1 US 20090191690 A1 US20090191690 A1 US 20090191690A1 US 11666796 US11666796 US 11666796 US 66679605 A US66679605 A US 66679605A US 2009191690 A1 US2009191690 A1 US 2009191690A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
semiconductor wafer
etching
dicing
carrier
die
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11666796
Inventor
Adrian Boyle
David Gillen
Kali Dunne
Eva Fernandez Gomez
Richard Toftness
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xsil Technology Ltd
Electro Scientific Industries Inc
Original Assignee
Xsil Technology Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065Plasma etching; Reactive-ion etching
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices

Abstract

A semiconductor wafer having an active layer is mounted on a carrier with the active layer away from the carrier and at least partially diced on the carrier from a major surface of the semiconductor wafer. The at least partially diced semiconductor wafer is etched on the carrier from the said major surface with a spontaneous etchant to remove sufficient semiconductor material from a die produced from the at least partially diced semiconductor wafer to improve flexural bend strength of the die by removing at least some defects caused by dicing.

Description

  • This invention relates to increasing die strength by etching during or after dicing a semiconductor wafer.
  • Etching of semiconductors such as silicon with spontaneous etchants is known with a high etch selectivity to a majority of capping, or encapsulation, layers used in the semiconductor industry. By spontaneous etchants will be understood etchants which etch without a need for an external energy source such as electricity, kinetic energy or thermal activation. Such etching is exothermic so that more energy is released during the reaction than is used to break and reform inter-atomic bonds of the reactants. U.S. Pat. No. 6,498,074 discloses a method of dicing a semiconductor wafer part way through with a saw, laser or masked etch from an upper side of the wafer to form grooves at least as deep as an intended thickness of die to be singulated from the wafer. A backside of the wafer, opposed to the upper side, is dry etched, for example with an atmospheric pressure plasma etch of CF4, past a point at which the grooves are exposed to remove damage and resultant stress from sidewalls and bottom edges and corners of the die, resulting in rounded edges and corners. Preferably a protective layer, such as a polyimide, is used after grooving to hold the die together after singulation and during etching and to protect the circuitry on the top surface of the wafer from etchant passing through the grooves.
  • However, in order to etch from the backside of the wafer it is necessary to remount the wafer, in, for example, a vortex non-contact chuck, after grooving the upper surface, in order to etch the wafer from an opposite side from that from which the wafer is grooved.
  • It is an object of the present invention at least to ameliorate the aforesaid shortcoming in the prior art.
  • According to a first aspect of the present invention there is provided a method of dicing a semiconductor wafer having an active layer comprising the steps of: mounting the semiconductor wafer on a carrier with the active layer away from the carrier; at least partially dicing the semiconductor wafer on the carrier from a major surface of the semiconductor wafer to form an at least partially diced semiconductor wafer; and etching the at least partially diced semiconductor wafer on the carrier from the said major surface with a spontaneous etchant to remove sufficient semiconductor material from a die produced from the at least partially diced semiconductor wafer to improve flexural bend strength of the die.
  • Conveniently, the step of at least partially dicing the semiconductor wafer comprises dicing the semiconductor wafer completely through the semiconductor wafer; and the step of etching the semiconductor wafer comprises etching sidewalls of the die, remaining portions of the die being masked from the spontaneous etchant by portions of the active layer on the die.
  • Alternatively, the step of at least partially dicing the semiconductor wafer comprises partially dicing the semiconductor wafer along dicing lanes to leave portions of semiconductor material bridging the dicing lanes; and the step of etching the semiconductor wafer comprises etching sidewalls of the dicing lanes and etching away the portions of semiconductor material bridging the dicing lanes to singulate the die.
  • Advantageously, the semiconductor wafer is a silicon wafer.
  • Conveniently, the step of etching with a spontaneous etchant comprises etching with xenon difluoride.
  • Preferably, the step of etching with a spontaneous etchant comprises providing an etching chamber and etching the semiconductor wafer within the etching chamber.
  • Advantageously, the step of etching with a spontaneous etchant within the etching chamber comprises cyclically supplying the chamber with spontaneous etchant and purging the etching chamber of spontaneous etchant for a plurality of cycles.
  • According to a second aspect of the invention, there is provided a dicing apparatus for dicing a semiconductor wafer having an active layer comprising: carrier means on which the semiconductor wafer is mountable with the active layer away from the carrier; laser or mechanical sawing means arranged for at least partially dicing the semiconductor wafer on the carrier from a major surface of the semiconductor wafer to form an at least partially diced semiconductor wafer; and etching means arranged for etching the at least partially diced semiconductor wafer on the carrier from the said major surface with a spontaneous etchant to remove sufficient semiconductor material from a die produced from the at least partially diced semiconductor wafer to improve flexural bend strength of the die.
  • Conveniently, the dicing apparatus is arranged for dicing a silicon wafer.
  • Advantageously, the etching means is arranged to etch with xenon difluoride.
  • Preferably, the dicing apparatus further comprises an etching chamber arranged for etching the semiconductor wafer mounted on the carrier means within the etching chamber.
  • Preferably, the etching chamber is arranged for cyclically supplying the chamber with spontaneous etchant and purging the etching chamber of spontaneous etchant for a plurality of cycles.
  • The invention will now be described, by way of example, with reference to the accompanying drawings in which:
  • FIG. 1 is a schematic flow diagram of a first embodiment of the invention comprising active side up dicing followed by spontaneous etching;
  • FIG. 2 is a schematic flow diagram of a second embodiment of the invention comprising active face up partial dicing followed by die release by spontaneous etching;
  • FIG. 3 is a graph of survival probability as ordinates versus die strength as abscissa of a laser-cut control wafer and wafers etched to various extents according to the invention as measured by a 3-point test;
  • FIG. 4 is a graph of survival probability as ordinates versus die strength as abscissa of a saw-cut control wafer and wafers etched to various extents according to the invention as measured by a 3-point test;
  • FIG. 5 is a graph of survival probability as ordinates versus die strength as abscissa of a laser-cut control wafer and wafers etched to various extents according to the invention as measured by a 4-point test;
  • FIG. 6 is a graph of survival probability as ordinates versus die strength as abscissa of a saw-cut control wafer and wafers etched to various extents according to the invention as measured by a 4-point test;
  • FIG. 7 shows micrographs of sidewalls of a laser-cut control wafer and of laser-cut wafers etched to various extents according to the invention; and
  • FIG. 8 is of micrographs of sidewalls of a saw-cut control wafer and of saw-cut wafers etched to various extents according to the invention.
  • In the Figures like reference numerals denote like parts.
  • Referring to FIGS. 1 and 2, a silicon wafer 11 on a standard dicing tape 12 and tape frame 13 is mounted on a carrier, not shown. The wafer is diced using a laser or a mechanical saw on the carrier to produce a diced wafer 111. The laser may be a diode-pumped solid-state laser, a mode-locked laser or any other laser suitable for machining the semiconductor and other materials of the wafer. Suitable laser wavelengths may be selected from infrared to ultraviolet wavelengths.
  • The diced wafer 111 is placed on the carrier in a chamber 14, the chamber having an inlet port 141 and an outlet port 142. Cycles of xenon difluoride (XeF2), or any other spontaneous etchant of silicon, are input through the inlet port 141 and purged through the outlet port 142 for a predetermined number of cycles each of a predetermined duration. Alternatively, the etching may be carried out as a continuous process, but this has been found to be less efficient in terms of etch rate and etchant usage. The dies are then released from the tape 12 and mounted onto a die pad 15 or another die to form a mounted die 16.
  • Referring to FIG. 1, in a first embodiment of the invention, a wafer 11, with an active layer uppermost, is diced followed by spontaneous etching. The wafer 11 is mounted active face up on a wafer carrier on a tape 12 and a tape frame 13, that is, with the active layer away from the carrier. The wafer is diced with a mechanical dicing saw or a laser dicing saw on the carrier to form an active side up, diced wafer 111. The diced wafer 111 is placed face up in an etching chamber 14 and a spontaneous etchant 140 of silicon is input into the chamber 14 through the inlet port 141 to come in contact with the diced wafer 111 for a pre-defined period. The etchant can be, but is not limited to, XeF2 and can be either a gas or liquid. The diced wafer 111 is held in place in the chamber 14 by the wafer carrier, not shown, which can be made of any flexible or inflexible material that holds the wafer in place either through the use of an adhesive layer or by mechanical means such as physical, electrical or vacuum clamping. The wafer carrier can be opaque or optically transparent. After etching, singulated etched dies 16 are removed from the carrier and mounted onto a die pad 15 or another die. In this embodiment, the active layer acts as a mask to the spontaneous etchant and only the sidewalls of the dies are etched to remove a layer of silicon. The etching of the sidewall changes the physical nature of the sidewall thereby increasing the average die strength, as measured to destruction with a three-point or four-point test.
  • Referring to FIG. 2, in a second embodiment of the invention, a wafer 11, with an active layer uppermost is mounted active side up on a tape 12 and tape frame 13 on a wafer carrier 17. The wafer carrier 17 can be made of any optically transparent flexible or inflexible material that is suitable for holding the wafer in place either through the use of an adhesive layer or by mechanical means such as mechanical, electrical or vacuum clamping. The wafer 11 is partially diced through along dice lanes 18 with a mechanical dicing saw or a laser dicing saw to form a partially diced wafer 112. The partially diced wafer 112 is placed face up, on the carrier 17, in an etching chamber 14 to come into contact with a spontaneous etchant 140 of silicon until the etchant 140 has etched away a remaining portion of silicon in the dice lanes. The etchant can be, but is not limited to, XeF2 and can be either a gas or liquid. As well as by a change in physical nature of the sidewall, die strength is also enhanced because the dies are diced substantially simultaneously, avoiding any stress build up which may occur in conventionally diced wafers.
  • The process of the invention provides the advantages over other etch processes, such as chemical or plasma etching, of being a fully integrated, dry, controllable, gas process, so that no specialist wet chemical handling is required, and clean, safe and user-friendly materials are used in a closed handling system that lends itself well to automation. Moreover, since spontaneous etching may be carried out in parallel with dicing, cycle time is of the order of dicing process time, so that throughput is not restricted. Furthermore, the invention uses a tape-compatible etch process which is also compatible with future wafer mounts, such as glass. In addition, no plasma is used, as in the prior art, which might otherwise induce electrical damage on sensitive electrical devices. Finally, the invention provides an inexpensive process which, used with laser dicing, provides a lower cost dicing process than conventional dicing processes.
  • EXAMPLE
  • Ten 125 mm diameter 180 μm thick silicon wafers were coated with standard photoresist. The wafers were split into two groups as shown in Table 1 with five wafers undergoing laser dicing and five wafers undergoing dicing by mechanical saw.
  • TABLE 1
    Wafer description
    Wafer Dicing Etch depth
    number Process (μm)
    1 Laser Not etched
    2 2
    3 3
    4 4
    5 25
    6 Saw Not etched
    7 2
    8 3
    9 4
    10 25
  • After dicing the wafers were placed in a chamber and etched with XeF2 for a predetermined period of time. After this period the chamber was evacuated and purged. This etch, evacuate and purge cycle was repeated for a set number of times to remove a predetermined thickness of silicon. The numbers of cycles used are given in Table 2.
  • TABLE 2
    Etching parameters
    Etch depth Number of Time per
    (μm) cycles cycle (sec)
    Not etched
    2 μm 8 10
    3 μm 12 10
    4 μm 16 10
    25 μm  100 10
  • After the wafers had been etched, the die strength of each wafer was measured using 3-point and 4-point flexural bend strength testing.
  • The results for 3-point die strength testing are listed in Table 3 for laser-cut wafers and Table 4 for saw-cut. wafers. Corresponding graphs comparing the survival probability for the control wafer with the four different etch depths used are shown in FIG. 3 for laser-cut wafers, in which line 31 relates to an un-etched wafer, line 32 an etch depth of 2 μm, line 33 an etch depth of 3 μm, line 34 an etch depth of 4 μm and line 35 an etch depth of 25 μm and in FIG. 4 for saw-cut wafers in which line 41 relates to an un-etched wafer, line 42 an etch depth of 2 μm, line 43 an etch depth of 3 μm, line 44 an etch depth of 4 μm and line 45 an etch depth of 25 μm. It can be seen that for both laser-cut and saw-cut wafers the flexural strength as measured by a 3-point test generally increases with etch depth.
  • TABLE 3
    Laser cut wafers. 3-Point Die Strength Test
    Normalised Die Strength (MPa) for Xise laser diced wafers
    Control 2 μm 3 μm 4 μm 25 μm
    wafer etched etched etched etched
    Average (MPa) 223 506 697 658 1381
    Std Dev (MPa) 83 178 162 131 417
    Max (MPa) 404 799 1077 920 2279
    Min (MPa) 100 221 446 403 663
    Range (MPa) 304 578 632 518 1616
    Coeff. of variance 0.37 0.35 0.23 0.20 0.30
  • TABLE 4
    Saw cut wafers. 3-Point Die Strength Test
    Normalised Die Strength (MPa) for mechanical saw cut wafers
    Control 2 μm 3 μm 4 μm 25 μm
    wafer etched etched etched etched
    Average (MPa) 861 1308 1585 1427 2148
    Std Dev (MPa) 181 593 623 457 601
    Max (MPa) 1245 2250 2894 2119 3035
    Min (MPa) 512 321 622 617 790
    Range (MPa) 733 1929 2272 1502 2246
    Coeff. of variance 0.21 0.45 0.39 0.32 0.28
  • The results for 4-point die strength testing are listed in Tables 5 and 6. Corresponding graphs comparing the survival probability for the control wafer and the four different etch tests are shown in FIG. 5 for laser-cut wafers, in which line 51 relates to an un-etched wafer, line 52 an etch depth of 2 μm, line 53 an etch depth of 3 μm, line 54 an etch depth of 4 μm and line 55 an etch depth of 25 μm and in FIG. 6 for saw-cut wafers in which line 61 relates to an un-etched wafer, line 62 an etch depth of 2 μm, line 63 an etch depth of 3 μm, and line 64 an etch depth of 4 μm. It can be seen that for both laser-cut and saw-cut wafers the flexural strength as measured by a 4-point test generally increases with etch depth.
  • TABLE 5
    Laser cut wafers. 4-Point Die Strength Test
    Normalised Die Strength (MPa) for Xise laser diced wafers
    Control 2 μm 3 μm 4 μm 25 μm
    wafer etched etched etched etched
    Average (MPa) 194 394 551 574 770
    Std Dev (MPa) 23 81 109 101 155
    Max (MPa) 234 588 743 762 1043
    Min (MPa) 139 296 370 342 543
    Range (MPa) 95 291 373 419 500
    Coeff of variance 0.12 0.20 0.20 0.18 0.20
  • TABLE 6
    Saw cut wafers. 4-Point Die Strength Test
    Normalised Die Strength (MPa) for mechanical saw diced wafers
    Control 2 μm 3 μm 4 μm 25 μm
    wafer etched etched etched etched
    Average (MPa) 680 716 843 868
    Std Dev (MPa) 137 425 399 357
    Max (MPa) 863 1851 1608 1583
    Min (MPa) 316 213 365 344
    Range (MPa) 547 1638 1244 1240
    Coeff of variance 0.20 0.59 0.47 0.41
  • SEM images of the laser-cut and saw-cut wafers are shown in FIGS. 7 and 8 respectively. FIG. 7( a) shows a laser-cut un-etched die corner at ×200 magnification, FIG. 7( b) shows a laser-cut un-etched sidewall at ×800 magnification, FIG. 7( c) shows a laser-cut die corner etched 4 μm at ×250 magnification, FIG. 7( d) shows a laser-cut sidewall etched 4 μm at ×600 magnification, FIG. 7( e) shows a laser-cut die corner etched 25 μm at ×250 magnification, FIG. 7( f) shows a laser-cut sidewall etched 25 μm at ×700 magnification. FIG. 8( a) shows a saw-cut un-etched die corner at ×400 magnification, FIG. 8( b) shows a saw-cut un-etched sidewall at ×300 magnification, FIG. 8( c) shows a saw-cut die corner etched 4 μm at ×300 magnification, FIG. 8( d) shows a saw-cut sidewall with no resist etched 4 μm at ×300 magnification, FIG. 8( e) shows a saw-cut die corner etched 25 μm at ×500 magnification, FIG. 8( f) shows a saw-cut sidewall etched 25 μm at ×300 magnification.
  • For both the 3-point and 4-point tests, it can be seen that for both saw-cut and laser-cut die, on average the etched dies had higher flexural strength than the un-etched dies and the flexural strength increases with depth of etch in the etch range 2 μm to 25 μm.
  • Although the invention has been described in relation to silicon and xenon difluoride, it will be understood that any suitable liquid or gaseous spontaneous etchant such as a halide or hydrogen compound, for example F2, Cl2, HCl or HBr may be used with silicon or another semiconductor.

Claims (12)

  1. 1. A method of dicing a semiconductor wafer having an active layer comprising the steps of:
    a. mounting the semiconductor wafer on a carrier with the active layer away from the carrier;
    b. at least partially dicing the semiconductor wafer on the carrier from a major surface of the semiconductor wafer to form an at least partially diced semiconductor wafer; and
    c. etching the at least partially diced semiconductor wafer on the carrier from the said major surface with a spontaneous etchant to remove sufficient semiconductor material from a die produced from the at least partially diced semiconductor wafer to improve flexural bend strength of the die.
  2. 2. A method as claimed in claim 1, wherein the step of at least partially dicing the semiconductor wafer comprises dicing the semiconductor wafer completely through the semiconductor wafer; and the step of etching the semiconductor wafer comprises etching sidewalls of the die, remaining portions of the die being masked from the spontaneous etchant by portions of the active layer on the die.
  3. 3. A method as claimed in claim 1, wherein the step of at least partially dicing the semiconductor wafer comprises partially dicing the semiconductor wafer along dicing lanes to leave portions of semiconductor material bridging the dicing lanes; and the step of etching the semiconductor wafer comprises etching sidewalls of the dicing lanes and etching away the portions of semiconductor material bridging the dicing lanes to singulate the die.
  4. 4. A method as claimed in claim 1, wherein the semiconductor wafer is a silicon wafer.
  5. 5. A method as claimed in claim 1, wherein the step of etching with a spontaneous etchant comprises etching with xenon difluoride.
  6. 6. A method as claimed in claim 1, wherein the step of etching with a spontaneous etchant comprises providing an etching chamber and etching the semiconductor wafer within the etching chamber.
  7. 7. A method as claimed in claim 6, wherein the step of etching with a spontaneous etchant within the etching chamber comprises cyclically supplying the chamber with spontaneous etchant and purging the etching chamber of spontaneous etchant for a plurality of cycles.
  8. 8. A dicing apparatus for dicing a semiconductor wafer having an active layer comprising:
    a. carrier means on which the semiconductor wafer is mountable with the active layer away from the carrier;
    b. laser or mechanical sawing means arranged for at least partially dicing the semiconductor wafer on the carrier from a major surface of the semiconductor wafer to form an at least partially diced semiconductor wafer; and
    c. etching means arranged to etch the at least partially diced semiconductor wafer on the carrier from the said major surface with a spontaneous etchant to remove sufficient semiconductor material from a die produced from the at least partially diced semiconductor wafer to improve flexural bend strength of the die.
  9. 9. A dicing apparatus as claimed in claim 8, wherein the dicing apparatus is arranged to dice a silicon wafer.
  10. 10. A dicing apparatus as claimed in claim 8, wherein the etching means is arranged to etch with xenon difluoride.
  11. 11. A dicing apparatus as claimed in claim 8, wherein the dicing apparatus further comprises an etching chamber arranged for etching the semiconductor wafer mounted on the carrier means within the etching chamber.
  12. 12. A dicing apparatus as claimed in claim 8, wherein the etching chamber is arranged cyclically to supply the chamber with spontaneous etchant and to purge the etching chamber of spontaneous etchant for a plurality of cycles.
US11666796 2004-11-01 2005-11-01 Increasing Die Strength by Etching During or After Dicing Abandoned US20090191690A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
GB0424195A GB2420443B (en) 2004-11-01 2004-11-01 Increasing die strength by etching during or after dicing
GB0424195.6 2004-11-01
PCT/EP2005/011671 WO2006048230A1 (en) 2004-11-01 2005-11-01 Increasing die strength by etching during or after dicing

Publications (1)

Publication Number Publication Date
US20090191690A1 true true US20090191690A1 (en) 2009-07-30

Family

ID=33515886

Family Applications (1)

Application Number Title Priority Date Filing Date
US11666796 Abandoned US20090191690A1 (en) 2004-11-01 2005-11-01 Increasing Die Strength by Etching During or After Dicing

Country Status (7)

Country Link
US (1) US20090191690A1 (en)
EP (1) EP1825507B1 (en)
JP (2) JP4690417B2 (en)
KR (1) KR20070051360A (en)
CN (1) CN101088157B (en)
GB (1) GB2420443B (en)
WO (1) WO2006048230A1 (en)

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8071429B1 (en) 2010-11-24 2011-12-06 Omnivision Technologies, Inc. Wafer dicing using scribe line etch
WO2012082860A2 (en) * 2010-12-16 2012-06-21 Electro Scientific Industries, Inc. Closed-loop silicon etching control method and system
US8361828B1 (en) * 2011-08-31 2013-01-29 Alta Devices, Inc. Aligned frontside backside laser dicing of semiconductor films
US8399281B1 (en) * 2011-08-31 2013-03-19 Alta Devices, Inc. Two beam backside laser dicing of semiconductor films
US8536025B2 (en) * 2011-12-12 2013-09-17 International Business Machines Corporation Resized wafer with a negative photoresist ring and design structures thereof
US8673741B2 (en) 2011-06-24 2014-03-18 Electro Scientific Industries, Inc Etching a laser-cut semiconductor before dicing a die attach film (DAF) or other material layer
US20140141596A1 (en) * 2012-11-22 2014-05-22 Disco Corporation Wafer processing method
US20140213042A1 (en) * 2013-01-25 2014-07-31 Wei-Sheng Lei Substrate dicing by laser ablation & plasma etch damage removal for ultra-thin wafers
US20140231393A1 (en) * 2002-04-19 2014-08-21 Electro Scientific Industries, Inc. Program controlled dicing of a substrate using a pulsed laser beam
EP2701188A3 (en) * 2012-08-20 2014-12-10 Semiconductor Components Industries, LLC A method of singulating semiconductor die from a semiconductor wafer
US8952413B2 (en) 2012-03-08 2015-02-10 Micron Technology, Inc. Etched trenches in bond materials for die singulation, and associated systems and methods
US9034733B2 (en) 2012-08-20 2015-05-19 Semiconductor Components Industries, Llc Semiconductor die singulation method
US20160035635A1 (en) * 2014-07-30 2016-02-04 Disco Corporation Wafer processing method
US9337098B1 (en) 2015-08-14 2016-05-10 Semiconductor Components Industries, Llc Semiconductor die back layer separation method
US9472458B2 (en) 2014-06-04 2016-10-18 Semiconductor Components Industries, Llc Method of reducing residual contamination in singulated semiconductor die
US9601437B2 (en) 2014-09-09 2017-03-21 Nxp B.V. Plasma etching and stealth dicing laser process
US20170140989A1 (en) * 2015-11-16 2017-05-18 Disco Corporation Wafer dividing method
US9962938B2 (en) 2013-02-13 2018-05-08 Hewlett-Packard Development Company, L.P. Fluid feed slot for fluid ejection device

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008159985A (en) * 2006-12-26 2008-07-10 Matsushita Electric Ind Co Ltd Method for manufacturing semiconductor chip
JP2009111147A (en) * 2007-10-30 2009-05-21 Denso Corp Semiconductor chip and method of manufacturing the same
GB2458475B (en) * 2008-03-18 2011-10-26 Xsil Technology Ltd Processing of multilayer semiconductor wafers
GB2459301B (en) * 2008-04-18 2011-09-14 Xsil Technology Ltd A method of dicing wafers to give high die strength
GB0807101D0 (en) * 2008-04-18 2008-05-21 Xsil Ltd A method of dicing wafers to give high die strength
KR101140369B1 (en) * 2010-03-26 2012-05-03 최선규 Apparatus for processing substrate using xenon diflouride and method of dicing

Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4355457A (en) * 1980-10-29 1982-10-26 Rca Corporation Method of forming a mesa in a semiconductor device with subsequent separation into individual devices
US4478677A (en) * 1983-12-22 1984-10-23 International Business Machines Corporation Laser induced dry etching of vias in glass with non-contact masking
US4610079A (en) * 1980-01-22 1986-09-09 Tokyo Shibaura Denki Kabushiki Kaisha Method of dicing a semiconductor wafer
US5976691A (en) * 1996-12-19 1999-11-02 Lintec Corporation Process for producing chip and pressure sensitive adhesive sheet for said process
US6215194B1 (en) * 1998-10-01 2001-04-10 Mitsubishi Denki Kabushiki Kaisha Wafer sheet with adhesive on both sides and attached semiconductor wafer
US20010002663A1 (en) * 1997-01-22 2001-06-07 California Institute Of Technology, A Corporation Gas phase silicon etching with bromine trifluoride
US6290864B1 (en) * 1999-10-26 2001-09-18 Reflectivity, Inc. Fluoride gas etching of silicon with improved selectivity
US20020013061A1 (en) * 1996-10-29 2002-01-31 Oleg Siniaguine Thinning and dicing of semiconductor wafers using dry etch, and obtaining semiconductor chips with rounded bottom edges and corners
US6420245B1 (en) * 1999-06-08 2002-07-16 Kulicke & Soffa Investments, Inc. Method for singulating semiconductor wafers
US6465344B1 (en) * 2001-03-09 2002-10-15 Indigo Systems Corporation Crystal thinning method for improved yield and reliability
US6586707B2 (en) * 2000-10-26 2003-07-01 Xsil Technology Limited Control of laser machining
WO2003090258A2 (en) * 2002-04-19 2003-10-30 Xsil Technology Limited Laser machining
US6642127B2 (en) * 2001-10-19 2003-11-04 Applied Materials, Inc. Method for dicing a semiconductor wafer
US20040072388A1 (en) * 2001-12-28 2004-04-15 Kazuma Sekiya Method of manufacturing semiconductor chip
US6730579B1 (en) * 1999-02-05 2004-05-04 Sharp Kabushiki Kaisha Method of manufacturing a semiconductor dice by partially dicing the substrate and subsequent chemical etching
US20040096163A1 (en) * 2002-11-19 2004-05-20 International Business Machines Corporation Method of bonding optical fibers and optical fiber assembly
US20040137700A1 (en) * 2002-02-25 2004-07-15 Kazuma Sekiya Method for dividing semiconductor wafer
US20040182817A1 (en) * 2002-12-10 2004-09-23 Hidetoshi Murai Method for manufacturing electro-optical device, electro-optical device, and electronic apparatus
US20040212047A1 (en) * 2003-04-22 2004-10-28 Joshi Subhash M. Edge arrangements for integrated circuit chips
US6849524B2 (en) * 1998-10-23 2005-02-01 Emcore Corporation Semiconductor wafer protection and cleaning for device separation using laser ablation
US20060249480A1 (en) * 2003-03-04 2006-11-09 Adrian Boyle Laser machining using an active assist gas
US7265034B2 (en) * 2005-02-18 2007-09-04 Taiwan Semiconductor Manufacturing Company, Ltd. Method of cutting integrated circuit chips from wafer by ablating with laser and cutting with saw blade
US7638435B2 (en) * 2005-08-23 2009-12-29 Xactix, Inc. Pulsed etching cooling

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4190488A (en) * 1978-08-21 1980-02-26 International Business Machines Corporation Etching method using noble gas halides
JPH02305450A (en) * 1989-05-19 1990-12-19 Mitsubishi Electric Corp Manufacture of acceleration sensor
JPH03183153A (en) * 1989-12-12 1991-08-09 Fujitsu Ltd Manufacture of semiconductor device
JPH07201784A (en) * 1994-01-07 1995-08-04 Fujitsu Ltd Manufacture of semiconductor device
JPH07273068A (en) * 1994-03-30 1995-10-20 Nec Kansai Ltd Dicing apparatus
JP2000091274A (en) * 1998-09-17 2000-03-31 Hitachi Ltd Formation of semiconductor chip and manufacture of semiconductor device using the same
DE19919471A1 (en) * 1999-04-29 2000-11-09 Bosch Gmbh Robert A method for removing defects of silicon bodies by selective etching
RU2314905C2 (en) * 2002-03-11 2008-01-20 Бектон, Дикинсон Энд Компани Surgical blade manufacturing method (variants)
JP4474834B2 (en) * 2003-02-27 2010-06-09 セイコーエプソン株式会社 A method of manufacturing a semiconductor chip
JP3743890B2 (en) * 2004-03-27 2006-02-08 通朗 伊藤 Housing Fukuromaki Sokarada

Patent Citations (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4610079A (en) * 1980-01-22 1986-09-09 Tokyo Shibaura Denki Kabushiki Kaisha Method of dicing a semiconductor wafer
US4355457A (en) * 1980-10-29 1982-10-26 Rca Corporation Method of forming a mesa in a semiconductor device with subsequent separation into individual devices
US4478677A (en) * 1983-12-22 1984-10-23 International Business Machines Corporation Laser induced dry etching of vias in glass with non-contact masking
US20020013061A1 (en) * 1996-10-29 2002-01-31 Oleg Siniaguine Thinning and dicing of semiconductor wafers using dry etch, and obtaining semiconductor chips with rounded bottom edges and corners
US5976691A (en) * 1996-12-19 1999-11-02 Lintec Corporation Process for producing chip and pressure sensitive adhesive sheet for said process
US20010002663A1 (en) * 1997-01-22 2001-06-07 California Institute Of Technology, A Corporation Gas phase silicon etching with bromine trifluoride
US6215194B1 (en) * 1998-10-01 2001-04-10 Mitsubishi Denki Kabushiki Kaisha Wafer sheet with adhesive on both sides and attached semiconductor wafer
US6849524B2 (en) * 1998-10-23 2005-02-01 Emcore Corporation Semiconductor wafer protection and cleaning for device separation using laser ablation
US6730579B1 (en) * 1999-02-05 2004-05-04 Sharp Kabushiki Kaisha Method of manufacturing a semiconductor dice by partially dicing the substrate and subsequent chemical etching
US6420245B1 (en) * 1999-06-08 2002-07-16 Kulicke & Soffa Investments, Inc. Method for singulating semiconductor wafers
US6290864B1 (en) * 1999-10-26 2001-09-18 Reflectivity, Inc. Fluoride gas etching of silicon with improved selectivity
US6586707B2 (en) * 2000-10-26 2003-07-01 Xsil Technology Limited Control of laser machining
US6465344B1 (en) * 2001-03-09 2002-10-15 Indigo Systems Corporation Crystal thinning method for improved yield and reliability
US6642127B2 (en) * 2001-10-19 2003-11-04 Applied Materials, Inc. Method for dicing a semiconductor wafer
US20040072388A1 (en) * 2001-12-28 2004-04-15 Kazuma Sekiya Method of manufacturing semiconductor chip
US20040137700A1 (en) * 2002-02-25 2004-07-15 Kazuma Sekiya Method for dividing semiconductor wafer
US7776720B2 (en) * 2002-04-19 2010-08-17 Electro Scientific Industries, Inc. Program-controlled dicing of a substrate using a pulsed laser
US20110029124A1 (en) * 2002-04-19 2011-02-03 Electro Scientific Industries, Inc. Program controlled dicing of a substrate using a pulsed laser beam
WO2003090258A2 (en) * 2002-04-19 2003-10-30 Xsil Technology Limited Laser machining
US20040096163A1 (en) * 2002-11-19 2004-05-20 International Business Machines Corporation Method of bonding optical fibers and optical fiber assembly
US6817776B2 (en) * 2002-11-19 2004-11-16 International Business Machines Corporation Method of bonding optical fibers and optical fiber assembly
US20040182817A1 (en) * 2002-12-10 2004-09-23 Hidetoshi Murai Method for manufacturing electro-optical device, electro-optical device, and electronic apparatus
US20060249480A1 (en) * 2003-03-04 2006-11-09 Adrian Boyle Laser machining using an active assist gas
US20040212047A1 (en) * 2003-04-22 2004-10-28 Joshi Subhash M. Edge arrangements for integrated circuit chips
US7265034B2 (en) * 2005-02-18 2007-09-04 Taiwan Semiconductor Manufacturing Company, Ltd. Method of cutting integrated circuit chips from wafer by ablating with laser and cutting with saw blade
US7638435B2 (en) * 2005-08-23 2009-12-29 Xactix, Inc. Pulsed etching cooling

Cited By (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140231393A1 (en) * 2002-04-19 2014-08-21 Electro Scientific Industries, Inc. Program controlled dicing of a substrate using a pulsed laser beam
US9352417B2 (en) * 2002-04-19 2016-05-31 Electro Scientific Industries, Inc. Increasing die strength by etching during or after dicing
US8071429B1 (en) 2010-11-24 2011-12-06 Omnivision Technologies, Inc. Wafer dicing using scribe line etch
WO2012082860A2 (en) * 2010-12-16 2012-06-21 Electro Scientific Industries, Inc. Closed-loop silicon etching control method and system
WO2012082860A3 (en) * 2010-12-16 2012-11-01 Electro Scientific Industries, Inc. Closed-loop silicon etching control method and system
CN103299404A (en) * 2010-12-16 2013-09-11 伊雷克托科学工业股份有限公司 Closed-loop silicon etching control method and system
US8666530B2 (en) 2010-12-16 2014-03-04 Electro Scientific Industries, Inc. Silicon etching control method and system
US8673741B2 (en) 2011-06-24 2014-03-18 Electro Scientific Industries, Inc Etching a laser-cut semiconductor before dicing a die attach film (DAF) or other material layer
EP2724366A2 (en) * 2011-06-24 2014-04-30 Electro Scientific Industries, Inc. Etching a laser-cut semiconductor before dicing a die attach film (daf) or other material layer
US8800475B2 (en) * 2011-06-24 2014-08-12 Electro Scientific Industries, Inc. Etching a laser-cut semiconductor before dicing a die attach film (DAF) or other material layer
EP2724366A4 (en) * 2011-06-24 2014-11-26 Electro Scient Ind Inc Etching a laser-cut semiconductor before dicing a die attach film (daf) or other material layer
US8361828B1 (en) * 2011-08-31 2013-01-29 Alta Devices, Inc. Aligned frontside backside laser dicing of semiconductor films
US8399281B1 (en) * 2011-08-31 2013-03-19 Alta Devices, Inc. Two beam backside laser dicing of semiconductor films
US8536025B2 (en) * 2011-12-12 2013-09-17 International Business Machines Corporation Resized wafer with a negative photoresist ring and design structures thereof
US10020432B2 (en) 2012-03-08 2018-07-10 Micron Technology, Inc. Etched trenches in bond materials for die singulation, and associated systems and methods
US8952413B2 (en) 2012-03-08 2015-02-10 Micron Technology, Inc. Etched trenches in bond materials for die singulation, and associated systems and methods
US9484210B2 (en) 2012-08-20 2016-11-01 Semiconductor Components Industries, Llc Semiconductor die singulation method
US9847219B2 (en) 2012-08-20 2017-12-19 Semiconductor Components Industries, Llc Semiconductor die singulation method
US9034733B2 (en) 2012-08-20 2015-05-19 Semiconductor Components Industries, Llc Semiconductor die singulation method
EP2701188A3 (en) * 2012-08-20 2014-12-10 Semiconductor Components Industries, LLC A method of singulating semiconductor die from a semiconductor wafer
US20140141596A1 (en) * 2012-11-22 2014-05-22 Disco Corporation Wafer processing method
US9379015B2 (en) * 2012-11-22 2016-06-28 Disco Corporation Wafer processing method
US20140213042A1 (en) * 2013-01-25 2014-07-31 Wei-Sheng Lei Substrate dicing by laser ablation & plasma etch damage removal for ultra-thin wafers
US8980726B2 (en) * 2013-01-25 2015-03-17 Applied Materials, Inc. Substrate dicing by laser ablation and plasma etch damage removal for ultra-thin wafers
US9962938B2 (en) 2013-02-13 2018-05-08 Hewlett-Packard Development Company, L.P. Fluid feed slot for fluid ejection device
US9472458B2 (en) 2014-06-04 2016-10-18 Semiconductor Components Industries, Llc Method of reducing residual contamination in singulated semiconductor die
US10026605B2 (en) 2014-06-04 2018-07-17 Semiconductor Components Industries, Llc Method of reducing residual contamination in singulated semiconductor die
US9418908B2 (en) * 2014-07-30 2016-08-16 Disco Corporation Wafer processing method
US20160035635A1 (en) * 2014-07-30 2016-02-04 Disco Corporation Wafer processing method
US9601437B2 (en) 2014-09-09 2017-03-21 Nxp B.V. Plasma etching and stealth dicing laser process
US9337098B1 (en) 2015-08-14 2016-05-10 Semiconductor Components Industries, Llc Semiconductor die back layer separation method
US20170140989A1 (en) * 2015-11-16 2017-05-18 Disco Corporation Wafer dividing method

Also Published As

Publication number Publication date Type
CN101088157B (en) 2010-06-23 grant
EP1825507B1 (en) 2011-09-28 grant
JP2010147488A (en) 2010-07-01 application
GB0424195D0 (en) 2004-12-01 grant
JP4690417B2 (en) 2011-06-01 grant
EP1825507A1 (en) 2007-08-29 application
CN101088157A (en) 2007-12-12 application
KR20070051360A (en) 2007-05-17 application
GB2420443A (en) 2006-05-24 application
JP2008518450A (en) 2008-05-29 application
WO2006048230A1 (en) 2006-05-11 application
GB2420443B (en) 2009-09-16 grant

Similar Documents

Publication Publication Date Title
US5605489A (en) Method of protecting micromechanical devices during wafer separation
US6759723B2 (en) Light emitting semiconductor package
US3809050A (en) Mounting block for semiconductor wafers
US6642127B2 (en) Method for dicing a semiconductor wafer
US6076585A (en) Method of manufacturing a semiconductor device and apparatus therefor
US20050173064A1 (en) Substrate supporting plate and stripping method for supporting plate
US5840614A (en) Method of producing a semiconductor wafer using ultraviolet sensitive tape
US5622900A (en) Wafer-like processing after sawing DMDs
US20120238073A1 (en) Method and Apparatus for Plasma Dicing a Semi-conductor Wafer
US7923351B2 (en) Manufacturing method of semiconductor devices
US3152939A (en) Process for preparing semiconductor members
US6239036B1 (en) Apparatus and method for plasma etching
US6777267B2 (en) Die singulation using deep silicon etching
US7005317B2 (en) Controlled fracture substrate singulation
US5476566A (en) Method for thinning a semiconductor wafer
US6979599B2 (en) Chip with molded cap array
US20070062644A1 (en) Supporting plate, apparatus, and method for stripping supporting plate
US20030134490A1 (en) Method of fabricating semiconductor device on semiconductor wafer
US20020104616A1 (en) Wafer demount receptacle for separation of thinned wafer from mounting carrier
US20060003551A1 (en) Ultra-thin die and method of fabricating same
US6383833B1 (en) Method of fabricating devices incorporating microelectromechanical systems using at least one UV curable tape
WO2001056063A2 (en) Thinning and dicing of semiconductor wafers using dry etch, and obtaining semiconductor chips with rounded bottom edges and corners
US20030173017A1 (en) Device and method for connecting two wafers in a planar manner for grinding down and cutting up a product wafer
JP2000195828A (en) Method and device for cutting/separating wafer
US6470946B2 (en) Wafer demount gas distribution tool

Legal Events

Date Code Title Description
AS Assignment

Owner name: XSIL TECHNOLOGY LIMITED, IRELAND

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BOYLE, ADRIAN;GILLEN, DAVID;DUNNE, KALI;AND OTHERS;REEL/FRAME:021426/0241;SIGNING DATES FROM 20080725 TO 20080811

AS Assignment

Owner name: ELECTRO SCIENTIFIC INDUSTRIES, INC., OREGON

Free format text: BILL OF SALE;ASSIGNORS:XSIL TECHNOLOGY, LTD.;XSIL INTERNATIONAL, LTD.;XSIL CORPORATION, LTD.;AND OTHERS;REEL/FRAME:022542/0975

Effective date: 20090129

AS Assignment

Owner name: ELECTRO SCIENTIFIC INDUSTRIES, INC., OREGON

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TOFTNESS, RICHARD F.;REEL/FRAME:025701/0686

Effective date: 20101112