US20090191690A1 - Increasing Die Strength by Etching During or After Dicing - Google Patents
Increasing Die Strength by Etching During or After Dicing Download PDFInfo
- Publication number
- US20090191690A1 US20090191690A1 US11/666,796 US66679605A US2009191690A1 US 20090191690 A1 US20090191690 A1 US 20090191690A1 US 66679605 A US66679605 A US 66679605A US 2009191690 A1 US2009191690 A1 US 2009191690A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor wafer
- etching
- dicing
- die
- carrier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000005530 etching Methods 0.000 title claims description 60
- 239000004065 semiconductor Substances 0.000 claims abstract description 67
- 230000002269 spontaneous effect Effects 0.000 claims abstract description 32
- 239000000463 material Substances 0.000 claims abstract description 13
- 238000000034 method Methods 0.000 claims description 18
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical group [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 15
- 229910052710 silicon Inorganic materials 0.000 claims description 15
- 239000010703 silicon Substances 0.000 claims description 15
- BLIQUJLAJXRXSG-UHFFFAOYSA-N 1-benzyl-3-(trifluoromethyl)pyrrolidin-1-ium-3-carboxylate Chemical compound C1C(C(=O)O)(C(F)(F)F)CCN1CC1=CC=CC=C1 BLIQUJLAJXRXSG-UHFFFAOYSA-N 0.000 claims description 10
- 238000010926 purge Methods 0.000 claims description 5
- 230000007547 defect Effects 0.000 abstract 1
- 235000012431 wafers Nutrition 0.000 description 109
- 238000012360 testing method Methods 0.000 description 16
- 239000010410 layer Substances 0.000 description 11
- 230000008569 process Effects 0.000 description 9
- 230000004083 survival effect Effects 0.000 description 6
- 230000006378 damage Effects 0.000 description 3
- 239000007789 gas Substances 0.000 description 3
- 239000007788 liquid Substances 0.000 description 3
- 239000012790 adhesive layer Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000001000 micrograph Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 239000004642 Polyimide Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 238000010924 continuous production Methods 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 150000004820 halides Chemical class 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- -1 hydrogen compound Chemical class 0.000 description 1
- 238000003754 machining Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 239000011241 protective layer Substances 0.000 description 1
- 239000000376 reactant Substances 0.000 description 1
- 238000001878 scanning electron micrograph Methods 0.000 description 1
- 238000007725 thermal activation Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
Definitions
- This invention relates to increasing die strength by etching during or after dicing a semiconductor wafer.
- Etching of semiconductors such as silicon with spontaneous etchants is known with a high etch selectivity to a majority of capping, or encapsulation, layers used in the semiconductor industry.
- spontaneous etchants will be understood etchants which etch without a need for an external energy source such as electricity, kinetic energy or thermal activation. Such etching is exothermic so that more energy is released during the reaction than is used to break and reform inter-atomic bonds of the reactants.
- U.S. Pat. No. 6,498,074 discloses a method of dicing a semiconductor wafer part way through with a saw, laser or masked etch from an upper side of the wafer to form grooves at least as deep as an intended thickness of die to be singulated from the wafer.
- a backside of the wafer, opposed to the upper side, is dry etched, for example with an atmospheric pressure plasma etch of CF 4 , past a point at which the grooves are exposed to remove damage and resultant stress from sidewalls and bottom edges and corners of the die, resulting in rounded edges and corners.
- a protective layer such as a polyimide, is used after grooving to hold the die together after singulation and during etching and to protect the circuitry on the top surface of the wafer from etchant passing through the grooves.
- a method of dicing a semiconductor wafer having an active layer comprising the steps of: mounting the semiconductor wafer on a carrier with the active layer away from the carrier; at least partially dicing the semiconductor wafer on the carrier from a major surface of the semiconductor wafer to form an at least partially diced semiconductor wafer; and etching the at least partially diced semiconductor wafer on the carrier from the said major surface with a spontaneous etchant to remove sufficient semiconductor material from a die produced from the at least partially diced semiconductor wafer to improve flexural bend strength of the die.
- the step of at least partially dicing the semiconductor wafer comprises dicing the semiconductor wafer completely through the semiconductor wafer; and the step of etching the semiconductor wafer comprises etching sidewalls of the die, remaining portions of the die being masked from the spontaneous etchant by portions of the active layer on the die.
- the step of at least partially dicing the semiconductor wafer comprises partially dicing the semiconductor wafer along dicing lanes to leave portions of semiconductor material bridging the dicing lanes; and the step of etching the semiconductor wafer comprises etching sidewalls of the dicing lanes and etching away the portions of semiconductor material bridging the dicing lanes to singulate the die.
- the semiconductor wafer is a silicon wafer.
- the step of etching with a spontaneous etchant comprises etching with xenon difluoride.
- the step of etching with a spontaneous etchant comprises providing an etching chamber and etching the semiconductor wafer within the etching chamber.
- the step of etching with a spontaneous etchant within the etching chamber comprises cyclically supplying the chamber with spontaneous etchant and purging the etching chamber of spontaneous etchant for a plurality of cycles.
- a dicing apparatus for dicing a semiconductor wafer having an active layer comprising: carrier means on which the semiconductor wafer is mountable with the active layer away from the carrier; laser or mechanical sawing means arranged for at least partially dicing the semiconductor wafer on the carrier from a major surface of the semiconductor wafer to form an at least partially diced semiconductor wafer; and etching means arranged for etching the at least partially diced semiconductor wafer on the carrier from the said major surface with a spontaneous etchant to remove sufficient semiconductor material from a die produced from the at least partially diced semiconductor wafer to improve flexural bend strength of the die.
- the dicing apparatus is arranged for dicing a silicon wafer.
- the etching means is arranged to etch with xenon difluoride.
- the dicing apparatus further comprises an etching chamber arranged for etching the semiconductor wafer mounted on the carrier means within the etching chamber.
- the etching chamber is arranged for cyclically supplying the chamber with spontaneous etchant and purging the etching chamber of spontaneous etchant for a plurality of cycles.
- FIG. 1 is a schematic flow diagram of a first embodiment of the invention comprising active side up dicing followed by spontaneous etching;
- FIG. 2 is a schematic flow diagram of a second embodiment of the invention comprising active face up partial dicing followed by die release by spontaneous etching;
- FIG. 3 is a graph of survival probability as ordinates versus die strength as abscissa of a laser-cut control wafer and wafers etched to various extents according to the invention as measured by a 3-point test;
- FIG. 4 is a graph of survival probability as ordinates versus die strength as abscissa of a saw-cut control wafer and wafers etched to various extents according to the invention as measured by a 3-point test;
- FIG. 5 is a graph of survival probability as ordinates versus die strength as abscissa of a laser-cut control wafer and wafers etched to various extents according to the invention as measured by a 4-point test;
- FIG. 6 is a graph of survival probability as ordinates versus die strength as abscissa of a saw-cut control wafer and wafers etched to various extents according to the invention as measured by a 4-point test;
- FIG. 7 shows micrographs of sidewalls of a laser-cut control wafer and of laser-cut wafers etched to various extents according to the invention.
- FIG. 8 is of micrographs of sidewalls of a saw-cut control wafer and of saw-cut wafers etched to various extents according to the invention.
- a silicon wafer 11 on a standard dicing tape 12 and tape frame 13 is mounted on a carrier, not shown.
- the wafer is diced using a laser or a mechanical saw on the carrier to produce a diced wafer 111 .
- the laser may be a diode-pumped solid-state laser, a mode-locked laser or any other laser suitable for machining the semiconductor and other materials of the wafer. Suitable laser wavelengths may be selected from infrared to ultraviolet wavelengths.
- the diced wafer 111 is placed on the carrier in a chamber 14 , the chamber having an inlet port 141 and an outlet port 142 .
- Cycles of xenon difluoride (XeF 2 ), or any other spontaneous etchant of silicon, are input through the inlet port 141 and purged through the outlet port 142 for a predetermined number of cycles each of a predetermined duration.
- the etching may be carried out as a continuous process, but this has been found to be less efficient in terms of etch rate and etchant usage.
- the dies are then released from the tape 12 and mounted onto a die pad 15 or another die to form a mounted die 16 .
- a wafer 11 is diced followed by spontaneous etching.
- the wafer 11 is mounted active face up on a wafer carrier on a tape 12 and a tape frame 13 , that is, with the active layer away from the carrier.
- the wafer is diced with a mechanical dicing saw or a laser dicing saw on the carrier to form an active side up, diced wafer 111 .
- the diced wafer 111 is placed face up in an etching chamber 14 and a spontaneous etchant 140 of silicon is input into the chamber 14 through the inlet port 141 to come in contact with the diced wafer 111 for a pre-defined period.
- the etchant can be, but is not limited to, XeF 2 and can be either a gas or liquid.
- the diced wafer 111 is held in place in the chamber 14 by the wafer carrier, not shown, which can be made of any flexible or inflexible material that holds the wafer in place either through the use of an adhesive layer or by mechanical means such as physical, electrical or vacuum clamping.
- the wafer carrier can be opaque or optically transparent.
- singulated etched dies 16 are removed from the carrier and mounted onto a die pad 15 or another die.
- the active layer acts as a mask to the spontaneous etchant and only the sidewalls of the dies are etched to remove a layer of silicon. The etching of the sidewall changes the physical nature of the sidewall thereby increasing the average die strength, as measured to destruction with a three-point or four-point test.
- a wafer 11 with an active layer uppermost is mounted active side up on a tape 12 and tape frame 13 on a wafer carrier 17 .
- the wafer carrier 17 can be made of any optically transparent flexible or inflexible material that is suitable for holding the wafer in place either through the use of an adhesive layer or by mechanical means such as mechanical, electrical or vacuum clamping.
- the wafer 11 is partially diced through along dice lanes 18 with a mechanical dicing saw or a laser dicing saw to form a partially diced wafer 112 .
- the partially diced wafer 112 is placed face up, on the carrier 17 , in an etching chamber 14 to come into contact with a spontaneous etchant 140 of silicon until the etchant 140 has etched away a remaining portion of silicon in the dice lanes.
- the etchant can be, but is not limited to, XeF 2 and can be either a gas or liquid.
- die strength is also enhanced because the dies are diced substantially simultaneously, avoiding any stress build up which may occur in conventionally diced wafers.
- the process of the invention provides the advantages over other etch processes, such as chemical or plasma etching, of being a fully integrated, dry, controllable, gas process, so that no specialist wet chemical handling is required, and clean, safe and user-friendly materials are used in a closed handling system that lends itself well to automation.
- etch processes such as chemical or plasma etching
- cycle time is of the order of dicing process time, so that throughput is not restricted.
- the invention uses a tape-compatible etch process which is also compatible with future wafer mounts, such as glass.
- no plasma is used, as in the prior art, which might otherwise induce electrical damage on sensitive electrical devices.
- the invention provides an inexpensive process which, used with laser dicing, provides a lower cost dicing process than conventional dicing processes.
- Ten 125 mm diameter 180 ⁇ m thick silicon wafers were coated with standard photoresist. The wafers were split into two groups as shown in Table 1 with five wafers undergoing laser dicing and five wafers undergoing dicing by mechanical saw.
- Wafer Dicing Etch depth number Process ( ⁇ m) 1 Laser Not etched 2 2 3 3 4 4 5 25 6 Saw Not etched 7 2 8 3 9 4 10 25
- Etch depth Number of Time per ( ⁇ m) cycles cycle (sec) Not etched — — 2 ⁇ m 8 10 3 ⁇ m 12 10 4 ⁇ m 16 10 25 ⁇ m 100 10
- the die strength of each wafer was measured using 3-point and 4-point flexural bend strength testing.
- line 41 relates to an un-etched wafer
- line 42 an etch depth of 2 ⁇ m
- line 43 an etch depth of 3 ⁇ m
- line 44 an etch depth of 4 ⁇ m
- line 45 an etch depth of 25 ⁇ m. It can be seen that for both laser-cut and saw-cut wafers the flexural strength as measured by a 3-point test generally increases with etch depth.
- FIGS. 7 and 8 SEM images of the laser-cut and saw-cut wafers are shown in FIGS. 7 and 8 respectively.
- FIG. 7( a ) shows a laser-cut un-etched die corner at ⁇ 200 magnification
- FIG. 7( b ) shows a laser-cut un-etched sidewall at ⁇ 800 magnification
- FIG. 7( c ) shows a laser-cut die corner etched 4 ⁇ m at ⁇ 250 magnification
- FIG. 7( d ) shows a laser-cut sidewall etched 4 ⁇ m at ⁇ 600 magnification
- FIG. 7( e ) shows a laser-cut die corner etched 25 ⁇ m at ⁇ 250 magnification
- FIG. 7( f ) shows a laser-cut sidewall etched 25 ⁇ m at ⁇ 700 magnification.
- FIG. 8( a ) shows a saw-cut un-etched die corner at ⁇ 400 magnification
- FIG. 8( b ) shows a saw-cut un-etched sidewall at ⁇ 300 magnification
- FIG. 8( c ) shows a saw-cut die corner etched 4 ⁇ m at ⁇ 300 magnification
- FIG. 8( d ) shows a saw-cut sidewall with no resist etched 4 ⁇ m at ⁇ 300 magnification
- FIG. 8( e ) shows a saw-cut die corner etched 25 ⁇ m at ⁇ 500 magnification
- FIG. 8( f ) shows a saw-cut sidewall etched 25 ⁇ m at ⁇ 300 magnification.
- any suitable liquid or gaseous spontaneous etchant such as a halide or hydrogen compound, for example F 2 , Cl 2 , HCl or HBr may be used with silicon or another semiconductor.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- Plasma & Fusion (AREA)
- Dicing (AREA)
- Weting (AREA)
- Drying Of Semiconductors (AREA)
- Polishing Bodies And Polishing Tools (AREA)
- Processing Of Stones Or Stones Resemblance Materials (AREA)
Abstract
Description
- This invention relates to increasing die strength by etching during or after dicing a semiconductor wafer.
- Etching of semiconductors such as silicon with spontaneous etchants is known with a high etch selectivity to a majority of capping, or encapsulation, layers used in the semiconductor industry. By spontaneous etchants will be understood etchants which etch without a need for an external energy source such as electricity, kinetic energy or thermal activation. Such etching is exothermic so that more energy is released during the reaction than is used to break and reform inter-atomic bonds of the reactants. U.S. Pat. No. 6,498,074 discloses a method of dicing a semiconductor wafer part way through with a saw, laser or masked etch from an upper side of the wafer to form grooves at least as deep as an intended thickness of die to be singulated from the wafer. A backside of the wafer, opposed to the upper side, is dry etched, for example with an atmospheric pressure plasma etch of CF4, past a point at which the grooves are exposed to remove damage and resultant stress from sidewalls and bottom edges and corners of the die, resulting in rounded edges and corners. Preferably a protective layer, such as a polyimide, is used after grooving to hold the die together after singulation and during etching and to protect the circuitry on the top surface of the wafer from etchant passing through the grooves.
- However, in order to etch from the backside of the wafer it is necessary to remount the wafer, in, for example, a vortex non-contact chuck, after grooving the upper surface, in order to etch the wafer from an opposite side from that from which the wafer is grooved.
- It is an object of the present invention at least to ameliorate the aforesaid shortcoming in the prior art.
- According to a first aspect of the present invention there is provided a method of dicing a semiconductor wafer having an active layer comprising the steps of: mounting the semiconductor wafer on a carrier with the active layer away from the carrier; at least partially dicing the semiconductor wafer on the carrier from a major surface of the semiconductor wafer to form an at least partially diced semiconductor wafer; and etching the at least partially diced semiconductor wafer on the carrier from the said major surface with a spontaneous etchant to remove sufficient semiconductor material from a die produced from the at least partially diced semiconductor wafer to improve flexural bend strength of the die.
- Conveniently, the step of at least partially dicing the semiconductor wafer comprises dicing the semiconductor wafer completely through the semiconductor wafer; and the step of etching the semiconductor wafer comprises etching sidewalls of the die, remaining portions of the die being masked from the spontaneous etchant by portions of the active layer on the die.
- Alternatively, the step of at least partially dicing the semiconductor wafer comprises partially dicing the semiconductor wafer along dicing lanes to leave portions of semiconductor material bridging the dicing lanes; and the step of etching the semiconductor wafer comprises etching sidewalls of the dicing lanes and etching away the portions of semiconductor material bridging the dicing lanes to singulate the die.
- Advantageously, the semiconductor wafer is a silicon wafer.
- Conveniently, the step of etching with a spontaneous etchant comprises etching with xenon difluoride.
- Preferably, the step of etching with a spontaneous etchant comprises providing an etching chamber and etching the semiconductor wafer within the etching chamber.
- Advantageously, the step of etching with a spontaneous etchant within the etching chamber comprises cyclically supplying the chamber with spontaneous etchant and purging the etching chamber of spontaneous etchant for a plurality of cycles.
- According to a second aspect of the invention, there is provided a dicing apparatus for dicing a semiconductor wafer having an active layer comprising: carrier means on which the semiconductor wafer is mountable with the active layer away from the carrier; laser or mechanical sawing means arranged for at least partially dicing the semiconductor wafer on the carrier from a major surface of the semiconductor wafer to form an at least partially diced semiconductor wafer; and etching means arranged for etching the at least partially diced semiconductor wafer on the carrier from the said major surface with a spontaneous etchant to remove sufficient semiconductor material from a die produced from the at least partially diced semiconductor wafer to improve flexural bend strength of the die.
- Conveniently, the dicing apparatus is arranged for dicing a silicon wafer.
- Advantageously, the etching means is arranged to etch with xenon difluoride.
- Preferably, the dicing apparatus further comprises an etching chamber arranged for etching the semiconductor wafer mounted on the carrier means within the etching chamber.
- Preferably, the etching chamber is arranged for cyclically supplying the chamber with spontaneous etchant and purging the etching chamber of spontaneous etchant for a plurality of cycles.
- The invention will now be described, by way of example, with reference to the accompanying drawings in which:
-
FIG. 1 is a schematic flow diagram of a first embodiment of the invention comprising active side up dicing followed by spontaneous etching; -
FIG. 2 is a schematic flow diagram of a second embodiment of the invention comprising active face up partial dicing followed by die release by spontaneous etching; -
FIG. 3 is a graph of survival probability as ordinates versus die strength as abscissa of a laser-cut control wafer and wafers etched to various extents according to the invention as measured by a 3-point test; -
FIG. 4 is a graph of survival probability as ordinates versus die strength as abscissa of a saw-cut control wafer and wafers etched to various extents according to the invention as measured by a 3-point test; -
FIG. 5 is a graph of survival probability as ordinates versus die strength as abscissa of a laser-cut control wafer and wafers etched to various extents according to the invention as measured by a 4-point test; -
FIG. 6 is a graph of survival probability as ordinates versus die strength as abscissa of a saw-cut control wafer and wafers etched to various extents according to the invention as measured by a 4-point test; -
FIG. 7 shows micrographs of sidewalls of a laser-cut control wafer and of laser-cut wafers etched to various extents according to the invention; and -
FIG. 8 is of micrographs of sidewalls of a saw-cut control wafer and of saw-cut wafers etched to various extents according to the invention. - Referring to
FIGS. 1 and 2 , asilicon wafer 11 on astandard dicing tape 12 andtape frame 13 is mounted on a carrier, not shown. The wafer is diced using a laser or a mechanical saw on the carrier to produce adiced wafer 111. The laser may be a diode-pumped solid-state laser, a mode-locked laser or any other laser suitable for machining the semiconductor and other materials of the wafer. Suitable laser wavelengths may be selected from infrared to ultraviolet wavelengths. - The
diced wafer 111 is placed on the carrier in achamber 14, the chamber having aninlet port 141 and anoutlet port 142. Cycles of xenon difluoride (XeF2), or any other spontaneous etchant of silicon, are input through theinlet port 141 and purged through theoutlet port 142 for a predetermined number of cycles each of a predetermined duration. Alternatively, the etching may be carried out as a continuous process, but this has been found to be less efficient in terms of etch rate and etchant usage. The dies are then released from thetape 12 and mounted onto adie pad 15 or another die to form a mounteddie 16. - Referring to
FIG. 1 , in a first embodiment of the invention, awafer 11, with an active layer uppermost, is diced followed by spontaneous etching. Thewafer 11 is mounted active face up on a wafer carrier on atape 12 and atape frame 13, that is, with the active layer away from the carrier. The wafer is diced with a mechanical dicing saw or a laser dicing saw on the carrier to form an active side up, dicedwafer 111. Thediced wafer 111 is placed face up in anetching chamber 14 and aspontaneous etchant 140 of silicon is input into thechamber 14 through theinlet port 141 to come in contact with thediced wafer 111 for a pre-defined period. The etchant can be, but is not limited to, XeF2 and can be either a gas or liquid. Thediced wafer 111 is held in place in thechamber 14 by the wafer carrier, not shown, which can be made of any flexible or inflexible material that holds the wafer in place either through the use of an adhesive layer or by mechanical means such as physical, electrical or vacuum clamping. The wafer carrier can be opaque or optically transparent. After etching, singulated etcheddies 16 are removed from the carrier and mounted onto adie pad 15 or another die. In this embodiment, the active layer acts as a mask to the spontaneous etchant and only the sidewalls of the dies are etched to remove a layer of silicon. The etching of the sidewall changes the physical nature of the sidewall thereby increasing the average die strength, as measured to destruction with a three-point or four-point test. - Referring to
FIG. 2 , in a second embodiment of the invention, awafer 11, with an active layer uppermost is mounted active side up on atape 12 andtape frame 13 on awafer carrier 17. Thewafer carrier 17 can be made of any optically transparent flexible or inflexible material that is suitable for holding the wafer in place either through the use of an adhesive layer or by mechanical means such as mechanical, electrical or vacuum clamping. Thewafer 11 is partially diced through alongdice lanes 18 with a mechanical dicing saw or a laser dicing saw to form a partially dicedwafer 112. The partially dicedwafer 112 is placed face up, on thecarrier 17, in anetching chamber 14 to come into contact with aspontaneous etchant 140 of silicon until theetchant 140 has etched away a remaining portion of silicon in the dice lanes. The etchant can be, but is not limited to, XeF2 and can be either a gas or liquid. As well as by a change in physical nature of the sidewall, die strength is also enhanced because the dies are diced substantially simultaneously, avoiding any stress build up which may occur in conventionally diced wafers. - The process of the invention provides the advantages over other etch processes, such as chemical or plasma etching, of being a fully integrated, dry, controllable, gas process, so that no specialist wet chemical handling is required, and clean, safe and user-friendly materials are used in a closed handling system that lends itself well to automation. Moreover, since spontaneous etching may be carried out in parallel with dicing, cycle time is of the order of dicing process time, so that throughput is not restricted. Furthermore, the invention uses a tape-compatible etch process which is also compatible with future wafer mounts, such as glass. In addition, no plasma is used, as in the prior art, which might otherwise induce electrical damage on sensitive electrical devices. Finally, the invention provides an inexpensive process which, used with laser dicing, provides a lower cost dicing process than conventional dicing processes.
- Ten 125
mm diameter 180 μm thick silicon wafers were coated with standard photoresist. The wafers were split into two groups as shown in Table 1 with five wafers undergoing laser dicing and five wafers undergoing dicing by mechanical saw. -
TABLE 1 Wafer description Wafer Dicing Etch depth number Process (μm) 1 Laser Not etched 2 2 3 3 4 4 5 25 6 Saw Not etched 7 2 8 3 9 4 10 25 - After dicing the wafers were placed in a chamber and etched with XeF2 for a predetermined period of time. After this period the chamber was evacuated and purged. This etch, evacuate and purge cycle was repeated for a set number of times to remove a predetermined thickness of silicon. The numbers of cycles used are given in Table 2.
-
TABLE 2 Etching parameters Etch depth Number of Time per (μm) cycles cycle (sec) Not etched — — 2 μm 8 10 3 μm 12 10 4 μm 16 10 25 μm 100 10 - After the wafers had been etched, the die strength of each wafer was measured using 3-point and 4-point flexural bend strength testing.
- The results for 3-point die strength testing are listed in Table 3 for laser-cut wafers and Table 4 for saw-cut. wafers. Corresponding graphs comparing the survival probability for the control wafer with the four different etch depths used are shown in
FIG. 3 for laser-cut wafers, in which line 31 relates to an un-etched wafer, line 32 an etch depth of 2 μm, line 33 an etch depth of 3 μm,line 34 an etch depth of 4 μm and line 35 an etch depth of 25 μm and inFIG. 4 for saw-cut wafers in which line 41 relates to an un-etched wafer, line 42 an etch depth of 2 μm, line 43 an etch depth of 3 μm, line 44 an etch depth of 4 μm and line 45 an etch depth of 25 μm. It can be seen that for both laser-cut and saw-cut wafers the flexural strength as measured by a 3-point test generally increases with etch depth. -
TABLE 3 Laser cut wafers. 3-Point Die Strength Test Normalised Die Strength (MPa) for Xise laser diced wafers Control 2 μm 3 μm 4 μm 25 μm wafer etched etched etched etched Average (MPa) 223 506 697 658 1381 Std Dev (MPa) 83 178 162 131 417 Max (MPa) 404 799 1077 920 2279 Min (MPa) 100 221 446 403 663 Range (MPa) 304 578 632 518 1616 Coeff. of variance 0.37 0.35 0.23 0.20 0.30 -
TABLE 4 Saw cut wafers. 3-Point Die Strength Test Normalised Die Strength (MPa) for mechanical saw cut wafers Control 2 μm 3 μm 4 μm 25 μm wafer etched etched etched etched Average (MPa) 861 1308 1585 1427 2148 Std Dev (MPa) 181 593 623 457 601 Max (MPa) 1245 2250 2894 2119 3035 Min (MPa) 512 321 622 617 790 Range (MPa) 733 1929 2272 1502 2246 Coeff. of variance 0.21 0.45 0.39 0.32 0.28 - The results for 4-point die strength testing are listed in Tables 5 and 6. Corresponding graphs comparing the survival probability for the control wafer and the four different etch tests are shown in
FIG. 5 for laser-cut wafers, in which line 51 relates to an un-etched wafer, line 52 an etch depth of 2 μm, line 53 an etch depth of 3 μm,line 54 an etch depth of 4 μm andline 55 an etch depth of 25 μm and inFIG. 6 for saw-cut wafers in which line 61 relates to an un-etched wafer,line 62 an etch depth of 2 μm,line 63 an etch depth of 3 μm, andline 64 an etch depth of 4 μm. It can be seen that for both laser-cut and saw-cut wafers the flexural strength as measured by a 4-point test generally increases with etch depth. -
TABLE 5 Laser cut wafers. 4-Point Die Strength Test Normalised Die Strength (MPa) for Xise laser diced wafers Control 2 μm 3 μm 4 μm 25 μm wafer etched etched etched etched Average (MPa) 194 394 551 574 770 Std Dev (MPa) 23 81 109 101 155 Max (MPa) 234 588 743 762 1043 Min (MPa) 139 296 370 342 543 Range (MPa) 95 291 373 419 500 Coeff of variance 0.12 0.20 0.20 0.18 0.20 -
TABLE 6 Saw cut wafers. 4-Point Die Strength Test Normalised Die Strength (MPa) for mechanical saw diced wafers Control 2 μm 3 μm 4 μm 25 μm wafer etched etched etched etched Average (MPa) 680 716 843 868 — Std Dev (MPa) 137 425 399 357 — Max (MPa) 863 1851 1608 1583 — Min (MPa) 316 213 365 344 — Range (MPa) 547 1638 1244 1240 — Coeff of variance 0.20 0.59 0.47 0.41 — - SEM images of the laser-cut and saw-cut wafers are shown in
FIGS. 7 and 8 respectively.FIG. 7( a) shows a laser-cut un-etched die corner at ×200 magnification,FIG. 7( b) shows a laser-cut un-etched sidewall at ×800 magnification,FIG. 7( c) shows a laser-cut die corner etched 4 μm at ×250 magnification,FIG. 7( d) shows a laser-cut sidewall etched 4 μm at ×600 magnification,FIG. 7( e) shows a laser-cut die corner etched 25 μm at ×250 magnification,FIG. 7( f) shows a laser-cut sidewall etched 25 μm at ×700 magnification.FIG. 8( a) shows a saw-cut un-etched die corner at ×400 magnification,FIG. 8( b) shows a saw-cut un-etched sidewall at ×300 magnification,FIG. 8( c) shows a saw-cut die corner etched 4 μm at ×300 magnification,FIG. 8( d) shows a saw-cut sidewall with no resist etched 4 μm at ×300 magnification,FIG. 8( e) shows a saw-cut die corner etched 25 μm at ×500 magnification,FIG. 8( f) shows a saw-cut sidewall etched 25 μm at ×300 magnification. - For both the 3-point and 4-point tests, it can be seen that for both saw-cut and laser-cut die, on average the etched dies had higher flexural strength than the un-etched dies and the flexural strength increases with depth of etch in the etch range 2 μm to 25 μm.
- Although the invention has been described in relation to silicon and xenon difluoride, it will be understood that any suitable liquid or gaseous spontaneous etchant such as a halide or hydrogen compound, for example F2, Cl2, HCl or HBr may be used with silicon or another semiconductor.
Claims (12)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0424195A GB2420443B (en) | 2004-11-01 | 2004-11-01 | Increasing die strength by etching during or after dicing |
GB0424195.6 | 2004-11-01 | ||
PCT/EP2005/011671 WO2006048230A1 (en) | 2004-11-01 | 2005-11-01 | Increasing die strength by etching during or after dicing |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090191690A1 true US20090191690A1 (en) | 2009-07-30 |
Family
ID=33515886
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/666,796 Abandoned US20090191690A1 (en) | 2004-11-01 | 2005-11-01 | Increasing Die Strength by Etching During or After Dicing |
Country Status (9)
Country | Link |
---|---|
US (1) | US20090191690A1 (en) |
EP (1) | EP1825507B1 (en) |
JP (2) | JP4690417B2 (en) |
KR (1) | KR20070051360A (en) |
CN (1) | CN101088157B (en) |
AT (1) | ATE526681T1 (en) |
GB (1) | GB2420443B (en) |
TW (1) | TWI278032B (en) |
WO (1) | WO2006048230A1 (en) |
Cited By (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8071429B1 (en) | 2010-11-24 | 2011-12-06 | Omnivision Technologies, Inc. | Wafer dicing using scribe line etch |
WO2012082860A2 (en) * | 2010-12-16 | 2012-06-21 | Electro Scientific Industries, Inc. | Closed-loop silicon etching control method and system |
US8361828B1 (en) * | 2011-08-31 | 2013-01-29 | Alta Devices, Inc. | Aligned frontside backside laser dicing of semiconductor films |
US8399281B1 (en) * | 2011-08-31 | 2013-03-19 | Alta Devices, Inc. | Two beam backside laser dicing of semiconductor films |
US8536025B2 (en) * | 2011-12-12 | 2013-09-17 | International Business Machines Corporation | Resized wafer with a negative photoresist ring and design structures thereof |
US8673741B2 (en) | 2011-06-24 | 2014-03-18 | Electro Scientific Industries, Inc | Etching a laser-cut semiconductor before dicing a die attach film (DAF) or other material layer |
US20140141596A1 (en) * | 2012-11-22 | 2014-05-22 | Disco Corporation | Wafer processing method |
US20140213042A1 (en) * | 2013-01-25 | 2014-07-31 | Wei-Sheng Lei | Substrate dicing by laser ablation & plasma etch damage removal for ultra-thin wafers |
US20140231393A1 (en) * | 2002-04-19 | 2014-08-21 | Electro Scientific Industries, Inc. | Program controlled dicing of a substrate using a pulsed laser beam |
EP2701188A3 (en) * | 2012-08-20 | 2014-12-10 | Semiconductor Components Industries, LLC | A method of singulating semiconductor die from a semiconductor wafer |
US8952413B2 (en) | 2012-03-08 | 2015-02-10 | Micron Technology, Inc. | Etched trenches in bond materials for die singulation, and associated systems and methods |
US9034733B2 (en) | 2012-08-20 | 2015-05-19 | Semiconductor Components Industries, Llc | Semiconductor die singulation method |
US20160035635A1 (en) * | 2014-07-30 | 2016-02-04 | Disco Corporation | Wafer processing method |
US9337098B1 (en) | 2015-08-14 | 2016-05-10 | Semiconductor Components Industries, Llc | Semiconductor die back layer separation method |
US9472458B2 (en) | 2014-06-04 | 2016-10-18 | Semiconductor Components Industries, Llc | Method of reducing residual contamination in singulated semiconductor die |
US9601437B2 (en) | 2014-09-09 | 2017-03-21 | Nxp B.V. | Plasma etching and stealth dicing laser process |
US20170140989A1 (en) * | 2015-11-16 | 2017-05-18 | Disco Corporation | Wafer dividing method |
US9962938B2 (en) | 2013-02-13 | 2018-05-08 | Hewlett-Packard Development Company, L.P. | Fluid feed slot for fluid ejection device |
US10373869B2 (en) | 2017-05-24 | 2019-08-06 | Semiconductor Components Industries, Llc | Method of separating a back layer on a substrate using exposure to reduced temperature and related apparatus |
US10796962B2 (en) * | 2018-07-10 | 2020-10-06 | Disco Corporation | Semiconductor wafer processing method |
US10916474B2 (en) | 2018-06-25 | 2021-02-09 | Semiconductor Components Industries, Llc | Method of reducing residual contamination in singulated semiconductor die |
US20210090954A1 (en) * | 2019-09-19 | 2021-03-25 | Disco Corporation | Method of processing wafer, and chip measuring apparatus |
US11217550B2 (en) | 2018-07-24 | 2022-01-04 | Xilinx, Inc. | Chip package assembly with enhanced interconnects and method for fabricating the same |
US12100622B2 (en) | 2023-08-22 | 2024-09-24 | Semiconductor Components Industries, Llc | Method of reducing residual contamination in singulated semiconductor die |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008159985A (en) * | 2006-12-26 | 2008-07-10 | Matsushita Electric Ind Co Ltd | Method for manufacturing semiconductor chip |
JP2009111147A (en) * | 2007-10-30 | 2009-05-21 | Denso Corp | Semiconductor chip and method of manufacturing the same |
GB2458475B (en) * | 2008-03-18 | 2011-10-26 | Xsil Technology Ltd | Processing of multilayer semiconductor wafers |
GB2459302A (en) * | 2008-04-18 | 2009-10-21 | Xsil Technology Ltd | A method of dicing wafers to give high die strength |
GB2459301B (en) * | 2008-04-18 | 2011-09-14 | Xsil Technology Ltd | A method of dicing wafers to give high die strength |
KR101140369B1 (en) * | 2010-03-26 | 2012-05-03 | 최선규 | Apparatus for processing substrate using xenon diflouride and method of dicing |
CN108630599A (en) * | 2017-03-22 | 2018-10-09 | 东莞新科技术研究开发有限公司 | The forming method of chip |
CN107579032B (en) * | 2017-07-27 | 2019-04-09 | 厦门市三安集成电路有限公司 | A kind of backside process method of compound semiconductor device |
JP7066263B2 (en) * | 2018-01-23 | 2022-05-13 | 株式会社ディスコ | Machining method, etching equipment, and laser processing equipment |
Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4355457A (en) * | 1980-10-29 | 1982-10-26 | Rca Corporation | Method of forming a mesa in a semiconductor device with subsequent separation into individual devices |
US4478677A (en) * | 1983-12-22 | 1984-10-23 | International Business Machines Corporation | Laser induced dry etching of vias in glass with non-contact masking |
US4610079A (en) * | 1980-01-22 | 1986-09-09 | Tokyo Shibaura Denki Kabushiki Kaisha | Method of dicing a semiconductor wafer |
US5976691A (en) * | 1996-12-19 | 1999-11-02 | Lintec Corporation | Process for producing chip and pressure sensitive adhesive sheet for said process |
US6215194B1 (en) * | 1998-10-01 | 2001-04-10 | Mitsubishi Denki Kabushiki Kaisha | Wafer sheet with adhesive on both sides and attached semiconductor wafer |
US20010002663A1 (en) * | 1997-01-22 | 2001-06-07 | California Institute Of Technology, A Corporation | Gas phase silicon etching with bromine trifluoride |
US6290864B1 (en) * | 1999-10-26 | 2001-09-18 | Reflectivity, Inc. | Fluoride gas etching of silicon with improved selectivity |
US20020013061A1 (en) * | 1996-10-29 | 2002-01-31 | Oleg Siniaguine | Thinning and dicing of semiconductor wafers using dry etch, and obtaining semiconductor chips with rounded bottom edges and corners |
US6420245B1 (en) * | 1999-06-08 | 2002-07-16 | Kulicke & Soffa Investments, Inc. | Method for singulating semiconductor wafers |
US6465344B1 (en) * | 2001-03-09 | 2002-10-15 | Indigo Systems Corporation | Crystal thinning method for improved yield and reliability |
US6586707B2 (en) * | 2000-10-26 | 2003-07-01 | Xsil Technology Limited | Control of laser machining |
WO2003090258A2 (en) * | 2002-04-19 | 2003-10-30 | Xsil Technology Limited | Laser machining |
US6642127B2 (en) * | 2001-10-19 | 2003-11-04 | Applied Materials, Inc. | Method for dicing a semiconductor wafer |
US20040072388A1 (en) * | 2001-12-28 | 2004-04-15 | Kazuma Sekiya | Method of manufacturing semiconductor chip |
US6730579B1 (en) * | 1999-02-05 | 2004-05-04 | Sharp Kabushiki Kaisha | Method of manufacturing a semiconductor dice by partially dicing the substrate and subsequent chemical etching |
US20040096163A1 (en) * | 2002-11-19 | 2004-05-20 | International Business Machines Corporation | Method of bonding optical fibers and optical fiber assembly |
US20040137700A1 (en) * | 2002-02-25 | 2004-07-15 | Kazuma Sekiya | Method for dividing semiconductor wafer |
US20040182817A1 (en) * | 2002-12-10 | 2004-09-23 | Hidetoshi Murai | Method for manufacturing electro-optical device, electro-optical device, and electronic apparatus |
US20040212047A1 (en) * | 2003-04-22 | 2004-10-28 | Joshi Subhash M. | Edge arrangements for integrated circuit chips |
US6849524B2 (en) * | 1998-10-23 | 2005-02-01 | Emcore Corporation | Semiconductor wafer protection and cleaning for device separation using laser ablation |
US20060249480A1 (en) * | 2003-03-04 | 2006-11-09 | Adrian Boyle | Laser machining using an active assist gas |
US7265034B2 (en) * | 2005-02-18 | 2007-09-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of cutting integrated circuit chips from wafer by ablating with laser and cutting with saw blade |
US7638435B2 (en) * | 2005-08-23 | 2009-12-29 | Xactix, Inc. | Pulsed etching cooling |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4190488A (en) * | 1978-08-21 | 1980-02-26 | International Business Machines Corporation | Etching method using noble gas halides |
JPH02305450A (en) * | 1989-05-19 | 1990-12-19 | Mitsubishi Electric Corp | Manufacture of acceleration sensor |
JPH03183153A (en) * | 1989-12-12 | 1991-08-09 | Fujitsu Ltd | Manufacture of semiconductor device |
JPH07201784A (en) * | 1994-01-07 | 1995-08-04 | Fujitsu Ltd | Manufacture of semiconductor device |
JPH07273068A (en) * | 1994-03-30 | 1995-10-20 | Nec Kansai Ltd | Dicing apparatus |
JP2000091274A (en) * | 1998-09-17 | 2000-03-31 | Hitachi Ltd | Formation of semiconductor chip and manufacture of semiconductor device using the same |
DE19919471A1 (en) * | 1999-04-29 | 2000-11-09 | Bosch Gmbh Robert | Process for eliminating defects in silicon bodies by selective etching |
US7105103B2 (en) * | 2002-03-11 | 2006-09-12 | Becton, Dickinson And Company | System and method for the manufacture of surgical blades |
JP4474834B2 (en) * | 2003-02-27 | 2010-06-09 | セイコーエプソン株式会社 | Manufacturing method of semiconductor chip |
JP3743890B2 (en) * | 2004-03-27 | 2006-02-08 | 通朗 伊藤 | Containment bag roll |
-
2004
- 2004-11-01 GB GB0424195A patent/GB2420443B/en not_active Expired - Fee Related
-
2005
- 2005-10-31 TW TW094138107A patent/TWI278032B/en active
- 2005-11-01 CN CN2005800441751A patent/CN101088157B/en not_active Expired - Fee Related
- 2005-11-01 JP JP2007538353A patent/JP4690417B2/en not_active Expired - Fee Related
- 2005-11-01 US US11/666,796 patent/US20090191690A1/en not_active Abandoned
- 2005-11-01 EP EP05808203A patent/EP1825507B1/en not_active Not-in-force
- 2005-11-01 KR KR1020077008211A patent/KR20070051360A/en not_active Application Discontinuation
- 2005-11-01 AT AT05808203T patent/ATE526681T1/en not_active IP Right Cessation
- 2005-11-01 WO PCT/EP2005/011671 patent/WO2006048230A1/en active Application Filing
-
2010
- 2010-01-28 JP JP2010016318A patent/JP2010147488A/en active Pending
Patent Citations (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4610079A (en) * | 1980-01-22 | 1986-09-09 | Tokyo Shibaura Denki Kabushiki Kaisha | Method of dicing a semiconductor wafer |
US4355457A (en) * | 1980-10-29 | 1982-10-26 | Rca Corporation | Method of forming a mesa in a semiconductor device with subsequent separation into individual devices |
US4478677A (en) * | 1983-12-22 | 1984-10-23 | International Business Machines Corporation | Laser induced dry etching of vias in glass with non-contact masking |
US20020013061A1 (en) * | 1996-10-29 | 2002-01-31 | Oleg Siniaguine | Thinning and dicing of semiconductor wafers using dry etch, and obtaining semiconductor chips with rounded bottom edges and corners |
US5976691A (en) * | 1996-12-19 | 1999-11-02 | Lintec Corporation | Process for producing chip and pressure sensitive adhesive sheet for said process |
US20010002663A1 (en) * | 1997-01-22 | 2001-06-07 | California Institute Of Technology, A Corporation | Gas phase silicon etching with bromine trifluoride |
US6215194B1 (en) * | 1998-10-01 | 2001-04-10 | Mitsubishi Denki Kabushiki Kaisha | Wafer sheet with adhesive on both sides and attached semiconductor wafer |
US6849524B2 (en) * | 1998-10-23 | 2005-02-01 | Emcore Corporation | Semiconductor wafer protection and cleaning for device separation using laser ablation |
US6730579B1 (en) * | 1999-02-05 | 2004-05-04 | Sharp Kabushiki Kaisha | Method of manufacturing a semiconductor dice by partially dicing the substrate and subsequent chemical etching |
US6420245B1 (en) * | 1999-06-08 | 2002-07-16 | Kulicke & Soffa Investments, Inc. | Method for singulating semiconductor wafers |
US6290864B1 (en) * | 1999-10-26 | 2001-09-18 | Reflectivity, Inc. | Fluoride gas etching of silicon with improved selectivity |
US6586707B2 (en) * | 2000-10-26 | 2003-07-01 | Xsil Technology Limited | Control of laser machining |
US6465344B1 (en) * | 2001-03-09 | 2002-10-15 | Indigo Systems Corporation | Crystal thinning method for improved yield and reliability |
US6642127B2 (en) * | 2001-10-19 | 2003-11-04 | Applied Materials, Inc. | Method for dicing a semiconductor wafer |
US20040072388A1 (en) * | 2001-12-28 | 2004-04-15 | Kazuma Sekiya | Method of manufacturing semiconductor chip |
US20040137700A1 (en) * | 2002-02-25 | 2004-07-15 | Kazuma Sekiya | Method for dividing semiconductor wafer |
WO2003090258A2 (en) * | 2002-04-19 | 2003-10-30 | Xsil Technology Limited | Laser machining |
US7776720B2 (en) * | 2002-04-19 | 2010-08-17 | Electro Scientific Industries, Inc. | Program-controlled dicing of a substrate using a pulsed laser |
US20110029124A1 (en) * | 2002-04-19 | 2011-02-03 | Electro Scientific Industries, Inc. | Program controlled dicing of a substrate using a pulsed laser beam |
US20040096163A1 (en) * | 2002-11-19 | 2004-05-20 | International Business Machines Corporation | Method of bonding optical fibers and optical fiber assembly |
US6817776B2 (en) * | 2002-11-19 | 2004-11-16 | International Business Machines Corporation | Method of bonding optical fibers and optical fiber assembly |
US20040182817A1 (en) * | 2002-12-10 | 2004-09-23 | Hidetoshi Murai | Method for manufacturing electro-optical device, electro-optical device, and electronic apparatus |
US20060249480A1 (en) * | 2003-03-04 | 2006-11-09 | Adrian Boyle | Laser machining using an active assist gas |
US20040212047A1 (en) * | 2003-04-22 | 2004-10-28 | Joshi Subhash M. | Edge arrangements for integrated circuit chips |
US7265034B2 (en) * | 2005-02-18 | 2007-09-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of cutting integrated circuit chips from wafer by ablating with laser and cutting with saw blade |
US7638435B2 (en) * | 2005-08-23 | 2009-12-29 | Xactix, Inc. | Pulsed etching cooling |
Cited By (48)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9352417B2 (en) * | 2002-04-19 | 2016-05-31 | Electro Scientific Industries, Inc. | Increasing die strength by etching during or after dicing |
US20140231393A1 (en) * | 2002-04-19 | 2014-08-21 | Electro Scientific Industries, Inc. | Program controlled dicing of a substrate using a pulsed laser beam |
US8071429B1 (en) | 2010-11-24 | 2011-12-06 | Omnivision Technologies, Inc. | Wafer dicing using scribe line etch |
US8666530B2 (en) | 2010-12-16 | 2014-03-04 | Electro Scientific Industries, Inc. | Silicon etching control method and system |
WO2012082860A2 (en) * | 2010-12-16 | 2012-06-21 | Electro Scientific Industries, Inc. | Closed-loop silicon etching control method and system |
WO2012082860A3 (en) * | 2010-12-16 | 2012-11-01 | Electro Scientific Industries, Inc. | Closed-loop silicon etching control method and system |
CN103299404A (en) * | 2010-12-16 | 2013-09-11 | 伊雷克托科学工业股份有限公司 | Closed-loop silicon etching control method and system |
US8673741B2 (en) | 2011-06-24 | 2014-03-18 | Electro Scientific Industries, Inc | Etching a laser-cut semiconductor before dicing a die attach film (DAF) or other material layer |
EP2724366A2 (en) * | 2011-06-24 | 2014-04-30 | Electro Scientific Industries, Inc. | Etching a laser-cut semiconductor before dicing a die attach film (daf) or other material layer |
EP2724366A4 (en) * | 2011-06-24 | 2014-11-26 | Electro Scient Ind Inc | Etching a laser-cut semiconductor before dicing a die attach film (daf) or other material layer |
US8800475B2 (en) * | 2011-06-24 | 2014-08-12 | Electro Scientific Industries, Inc. | Etching a laser-cut semiconductor before dicing a die attach film (DAF) or other material layer |
US8361828B1 (en) * | 2011-08-31 | 2013-01-29 | Alta Devices, Inc. | Aligned frontside backside laser dicing of semiconductor films |
US8399281B1 (en) * | 2011-08-31 | 2013-03-19 | Alta Devices, Inc. | Two beam backside laser dicing of semiconductor films |
US8536025B2 (en) * | 2011-12-12 | 2013-09-17 | International Business Machines Corporation | Resized wafer with a negative photoresist ring and design structures thereof |
US10892384B2 (en) | 2012-03-08 | 2021-01-12 | Micron Technology, Inc. | Etched trenches in bond materials for die singulation, and associated systems and methods |
US8952413B2 (en) | 2012-03-08 | 2015-02-10 | Micron Technology, Inc. | Etched trenches in bond materials for die singulation, and associated systems and methods |
US10020432B2 (en) | 2012-03-08 | 2018-07-10 | Micron Technology, Inc. | Etched trenches in bond materials for die singulation, and associated systems and methods |
US9484210B2 (en) | 2012-08-20 | 2016-11-01 | Semiconductor Components Industries, Llc | Semiconductor die singulation method |
EP2701188A3 (en) * | 2012-08-20 | 2014-12-10 | Semiconductor Components Industries, LLC | A method of singulating semiconductor die from a semiconductor wafer |
US9847219B2 (en) | 2012-08-20 | 2017-12-19 | Semiconductor Components Industries, Llc | Semiconductor die singulation method |
US9034733B2 (en) | 2012-08-20 | 2015-05-19 | Semiconductor Components Industries, Llc | Semiconductor die singulation method |
US9379015B2 (en) * | 2012-11-22 | 2016-06-28 | Disco Corporation | Wafer processing method |
KR20140066093A (en) * | 2012-11-22 | 2014-05-30 | 가부시기가이샤 디스코 | Wafer machining method |
US20140141596A1 (en) * | 2012-11-22 | 2014-05-22 | Disco Corporation | Wafer processing method |
KR102044042B1 (en) | 2012-11-22 | 2019-11-12 | 가부시기가이샤 디스코 | Wafer machining method |
TWI616942B (en) * | 2012-11-22 | 2018-03-01 | Disco Corp | Wafer processing method |
US20140213042A1 (en) * | 2013-01-25 | 2014-07-31 | Wei-Sheng Lei | Substrate dicing by laser ablation & plasma etch damage removal for ultra-thin wafers |
US8980726B2 (en) * | 2013-01-25 | 2015-03-17 | Applied Materials, Inc. | Substrate dicing by laser ablation and plasma etch damage removal for ultra-thin wafers |
US10118392B2 (en) | 2013-02-13 | 2018-11-06 | Hewlett-Packard Development Company, L.P. | Fluid feed slot for fluid ejection device |
US9962938B2 (en) | 2013-02-13 | 2018-05-08 | Hewlett-Packard Development Company, L.P. | Fluid feed slot for fluid ejection device |
US9472458B2 (en) | 2014-06-04 | 2016-10-18 | Semiconductor Components Industries, Llc | Method of reducing residual contamination in singulated semiconductor die |
US10026605B2 (en) | 2014-06-04 | 2018-07-17 | Semiconductor Components Industries, Llc | Method of reducing residual contamination in singulated semiconductor die |
US9418908B2 (en) * | 2014-07-30 | 2016-08-16 | Disco Corporation | Wafer processing method |
US20160035635A1 (en) * | 2014-07-30 | 2016-02-04 | Disco Corporation | Wafer processing method |
US9601437B2 (en) | 2014-09-09 | 2017-03-21 | Nxp B.V. | Plasma etching and stealth dicing laser process |
US9337098B1 (en) | 2015-08-14 | 2016-05-10 | Semiconductor Components Industries, Llc | Semiconductor die back layer separation method |
US20170140989A1 (en) * | 2015-11-16 | 2017-05-18 | Disco Corporation | Wafer dividing method |
US10354919B2 (en) * | 2015-11-16 | 2019-07-16 | Disco Corporation | Wafer dividing method |
US10854516B2 (en) | 2017-05-24 | 2020-12-01 | Semiconductor Components Industries, Llc | Method of separating a back layer on a substrate using exposure to reduced temperature and related apparatus |
US10373869B2 (en) | 2017-05-24 | 2019-08-06 | Semiconductor Components Industries, Llc | Method of separating a back layer on a substrate using exposure to reduced temperature and related apparatus |
US10916474B2 (en) | 2018-06-25 | 2021-02-09 | Semiconductor Components Industries, Llc | Method of reducing residual contamination in singulated semiconductor die |
US11784093B2 (en) | 2018-06-25 | 2023-10-10 | Semiconductor Components Industries, Llc | Method of reducing residual contamination in singulated semiconductor die |
US10796962B2 (en) * | 2018-07-10 | 2020-10-06 | Disco Corporation | Semiconductor wafer processing method |
US11217550B2 (en) | 2018-07-24 | 2022-01-04 | Xilinx, Inc. | Chip package assembly with enhanced interconnects and method for fabricating the same |
US20210090954A1 (en) * | 2019-09-19 | 2021-03-25 | Disco Corporation | Method of processing wafer, and chip measuring apparatus |
US11637039B2 (en) * | 2019-09-19 | 2023-04-25 | Disco Corporation | Method of processing wafer, and chip measuring apparatus |
US11901234B2 (en) | 2019-09-19 | 2024-02-13 | Disco Corporation | Method of processing wafer, and chip measuring apparatus |
US12100622B2 (en) | 2023-08-22 | 2024-09-24 | Semiconductor Components Industries, Llc | Method of reducing residual contamination in singulated semiconductor die |
Also Published As
Publication number | Publication date |
---|---|
KR20070051360A (en) | 2007-05-17 |
JP2010147488A (en) | 2010-07-01 |
JP2008518450A (en) | 2008-05-29 |
GB2420443B (en) | 2009-09-16 |
EP1825507A1 (en) | 2007-08-29 |
ATE526681T1 (en) | 2011-10-15 |
GB0424195D0 (en) | 2004-12-01 |
GB2420443A (en) | 2006-05-24 |
TW200625435A (en) | 2006-07-16 |
WO2006048230A1 (en) | 2006-05-11 |
TWI278032B (en) | 2007-04-01 |
EP1825507B1 (en) | 2011-09-28 |
CN101088157A (en) | 2007-12-12 |
CN101088157B (en) | 2010-06-23 |
JP4690417B2 (en) | 2011-06-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20090191690A1 (en) | Increasing Die Strength by Etching During or After Dicing | |
JP3568980B2 (en) | Processing method of IC in wafer form after cutting into chips | |
US7757363B2 (en) | Support system for semiconductor wafers | |
EP2852973A1 (en) | Method and carrier for handling a substrate | |
JP2008518450A5 (en) | ||
CN112424927B (en) | Method for dicing die attach film | |
EP1979931A2 (en) | Support for wafer singulation | |
US20230005792A1 (en) | Method of manufacturing chips | |
WO2009127738A1 (en) | A method of dicing wafers to give high die strength | |
JP2003347279A5 (en) | ||
TW201503279A (en) | Method and carrier for handling a substrate | |
WO2009127740A1 (en) | A method of dicing wafers to give high die strength | |
CN106560916B (en) | Method for manufacturing component chip | |
JP4127370B2 (en) | Plasma processing method | |
JP2019067819A (en) | Method and device for manufacturing device chip | |
JP2000183030A (en) | Dry ashing apparatus | |
JPH0562938A (en) | Semiconductor manufacturing device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: XSIL TECHNOLOGY LIMITED, IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BOYLE, ADRIAN;GILLEN, DAVID;DUNNE, KALI;AND OTHERS;REEL/FRAME:021426/0241;SIGNING DATES FROM 20080725 TO 20080811 |
|
AS | Assignment |
Owner name: ELECTRO SCIENTIFIC INDUSTRIES, INC., OREGON Free format text: BILL OF SALE;ASSIGNORS:XSIL TECHNOLOGY, LTD.;XSIL INTERNATIONAL, LTD.;XSIL CORPORATION, LTD.;AND OTHERS;REEL/FRAME:022542/0975 Effective date: 20090129 |
|
AS | Assignment |
Owner name: ELECTRO SCIENTIFIC INDUSTRIES, INC., OREGON Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TOFTNESS, RICHARD F.;REEL/FRAME:025701/0686 Effective date: 20101112 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |