US20090012747A1 - Multiple Line Width Electromigration Test Structure and Method - Google Patents
Multiple Line Width Electromigration Test Structure and Method Download PDFInfo
- Publication number
- US20090012747A1 US20090012747A1 US11/772,310 US77231007A US2009012747A1 US 20090012747 A1 US20090012747 A1 US 20090012747A1 US 77231007 A US77231007 A US 77231007A US 2009012747 A1 US2009012747 A1 US 2009012747A1
- Authority
- US
- United States
- Prior art keywords
- conductor
- lines
- conductor lines
- current
- structures
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000012360 testing method Methods 0.000 title claims abstract description 68
- 238000000034 method Methods 0.000 title claims abstract description 30
- 239000004020 conductor Substances 0.000 claims abstract description 160
- 239000004065 semiconductor Substances 0.000 claims abstract description 38
- 239000000758 substrate Substances 0.000 claims abstract description 23
- 238000004519 manufacturing process Methods 0.000 claims abstract description 9
- 238000000151 deposition Methods 0.000 claims description 9
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 5
- 229910052802 copper Inorganic materials 0.000 claims description 5
- 239000010949 copper Substances 0.000 claims description 5
- 229910052751 metal Inorganic materials 0.000 claims description 5
- 239000002184 metal Substances 0.000 claims description 5
- 238000012544 monitoring process Methods 0.000 claims 6
- 239000011800 void material Substances 0.000 description 10
- 238000013461 design Methods 0.000 description 5
- 239000000463 material Substances 0.000 description 5
- 238000007796 conventional method Methods 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 238000001465 metallisation Methods 0.000 description 3
- 239000003870 refractory metal Chemical class 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 238000004626 scanning electron microscopy Methods 0.000 description 2
- 229910001316 Ag alloy Inorganic materials 0.000 description 1
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- 229910001020 Au alloy Inorganic materials 0.000 description 1
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- -1 aluminum Chemical class 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical class [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000003353 gold alloy Chemical class 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 150000002736 metal compounds Chemical class 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 230000037361 pathway Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000012797 qualification Methods 0.000 description 1
- 238000007665 sagging Methods 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2855—Environmental, reliability or burn-in testing
- G01R31/2856—Internal circuit aspects, e.g. built-in test features; Test chips; Measuring material aspects, e.g. electro migration [EM]
- G01R31/2858—Measuring of material aspects, e.g. electro-migration [EM], hot carrier injection
Definitions
- This invention relates generally to semiconductor processing, and more particularly to methods and apparatus for predicting electromigration lifespan of conductor structures.
- Conventional semiconductor devices typically include a semiconductor substrate, a plurality of insulating and conductive levels formed thereon having a conductive interconnection pattern comprising features and spacings, such as a plurality of spaced apart conductive lines, and several types of conductive interconnection lines, such as bus lines, power supply lines and clock lines.
- the various conductor lines may have linewidths at or above the minimum widths specified in the design rules of the semiconductor device.
- electromigration constitutes a limitation on the lifetime of a conductive interconnection line as well as the performance of the semiconductor device.
- Electromigration in a metal interconnection line can be characterized by the movement of ions induced by a high electrical current density.
- the continual miniaturization of feature sizes of semiconductor devices increases current density, which can causes an attendant increase in electromigration induced metallization failures.
- a conventional technique uses test structures built into a semiconductor wafer.
- scanning electron microscopy is used to examine line widths of the test structure and a comparison is then made with the design rule.
- the test structure is physically tested to examine electromigration lifespan.
- This discrete test structure is built to model each conductor line width.
- the test structures are often built into the scribe lines of a wafer.
- the test structures are cut out as so-called chiplets. The chiplets are then mounted in a package of one sort or another and then subjected to electromigration testing.
- the chiplet To simulate in a reasonable time period the electromigration lifespan of a conductor of a given line width that may last many years, the chiplet is subjected to highly elevated temperatures and current densities for a period of hours or weeks. The time to failure in hours or weeks is then extrapolated out to the actual multi-year lifespan of the modeled conductor line.
- a difficulty associated with the first conventional technique is that scanning electron microscopy may not be able to accurately resolve very fine line widths.
- Certain inefficiency issues are associated with the second conventional technique since discrete chiplets are used for each conductor line width. This requires more chip area and more complex testing of larger numbers of chiplets.
- the present invention is directed to overcoming or reducing the effects of one or more of the foregoing disadvantages.
- a method of manufacturing includes forming a test structure on a semiconductor substrate.
- the test structure includes a first conductor structure that has a first cross-sectional area and a second conductor structure that has a second cross-sectional area larger than the first cross-sectional area.
- Current is flowed through the first and second conductor structures at current densities sufficient to cause electromigration in the first and second conductor structures.
- the current is monitored for drops indicative of electromigration failure of one or both of the first and second conductor structures. The time elapsed before the failure of the one or both of the conductor structures is recorded.
- a method of manufacturing includes forming a test structure on a semiconductor substrate external to chip areas of the semiconductor substrate.
- the test structure includes a first conductor structure, a second conductor structure and a plurality of conductor lines electrically connected between the first and second conductor structures.
- a first of the conductor lines has a first cross-sectional area and the other conductor lines have successively larger cross-sectional areas.
- Current is flowed through the plurality of conductor lines at current densities in the plurality of conductor lines sufficient to cause electromigration.
- the current is monitored for drops indicative of electromigration failure of one or more of the plurality of conductor lines.
- the time elapsed before the failure of the one or more of the plurality of conductor lines is recorded.
- a method of modeling electromigration lifespan of a plurality of conductor lines on a semiconductor substrate having chip areas includes forming a test structure on the semiconductor substrate wherein the test structure includes a first conductor, a second conductor and a plurality of conductor lines electrically connected between the first and second conductors.
- a first of the conductor lines has a first cross-sectional area and the other conductor lines have successively larger cross-sectional areas.
- the first and the successively larger cross-sectional areas match respective cross-sectional areas of a plurality of conductor lines in at least one of the chip areas of the semiconductor substrate.
- an apparatus in accordance with another aspect of the present invention, includes a semiconductor substrate that has a plurality of chip areas and a test structure on a semiconductor substrate external to chip areas.
- the test structure includes a first conductor, a second conductor and a plurality of conductor lines electrically connected between the first and second conductors.
- a first of the conductor lines has a first cross-sectional area and the other conductor lines having successively larger cross-sectional areas.
- FIG. 1 is an overhead view of a conventional collection of conductor lines following electromigration void formation
- FIG. 2 is a sectional view of FIG. 1 taken at section 2 - 2 ;
- FIG. 3 is an overhead view of an exemplary embodiment of a test structure for modeling electromigration lifespan
- FIG. 4 is a sectional view of FIG. 3 taken at section 4 - 4 ;
- FIG. 5 is an exemplary plot of current versus time for an exemplary test performed using the exemplary test structure depicted in FIGS. 3 and 4 ;
- FIG. 6 is an overhead view of an exemplary semiconductor wafer upon which an exemplary electromigration test structure is formed.
- FIG. 7 is a magnified view of a portion of FIG. 6 .
- FIG. 1 therein is shown an overhead view of a small portion of an exemplary conventional integrated circuit 10 that includes three spaced-apart conductor lines 20 , 30 and 40 that are segregated laterally by a dielectric layer 50 .
- respective voids 60 , 70 and 80 have formed in the conductor lines 20 , 30 and 40 .
- Each of the conductor lines 20 , 30 and 40 has a width W.
- the void 60 spans a significant portion of the width W of the line 20 .
- the void 70 spans the entire width W of the line 30 and the void 80 spans some portion of the width W of the line 40 .
- FIG. 2 is a sectional view of FIG. 1 taken at section 2 - 2 .
- the lines 20 , 30 and 40 and the dielectric layer 50 may be formed on an underlying substrate 90 of dielectric or semiconductor material.
- the lines 20 , 30 and 40 all have the same thickness D 1 and width W as noted above.
- the void 60 spans a significant portion of the width W of the line 20 but not the entire depth D 1 thereof. Accordingly, a portion of the line 20 is still available for the transmission of current.
- the line 30 is completely severed by the void 70 both horizontally and vertically and thus an open circuit condition exists for line 30 .
- the void 80 is shown extending from top to bottom but only laterally through approximately half of the line 30 . Accordingly, about half of the line 40 is still available for the transmission of current.
- the current density for each of the lines 20 , 30 and 40 is given by:
- i is the current in a line 20 , 30 or 40 and A is the cross-sectional area through which the current i flows.
- A is the cross-sectional area through which the current i flows.
- the presence of the voids 60 , 70 and 80 reduces, or eliminates in the case of the void 70 , the available current flow cross-sectional area.
- the actual current density for the line 20 is significantly higher than it would be but for the presence of the void 60 .
- the line 40 due to the presence of the void 80 .
- the open circuit yields a current density of zero.
- the conventional method of characterizing the electromigration lifetime of a conductor line in an integrated circuit involves the initial fabrication of a plurality of test structures on a semiconductor wafer, where each of the test structures is typically dedicated to a particular line width.
- a dicing operation is performed to cut out individual chiplets that contain the test structures and the chiplets are next mounted in some form of package that can be connected to a testing computer.
- the chiplets are then subjected to accelerated temperature and current conditions in order to simulate an electromigration lifetime for the individual test structures and the actual conductor lines that those test structures are designed to model.
- the test structure 100 includes three spaced-apart conductor structures 110 , 120 and 130 that are separated and electrically isolated laterally by an insulating layer 140 .
- the conductor structures 110 , 120 and 130 may be fabricated as lines or stripes or some other geometry.
- the lines 110 , 120 and 130 may be formed by etching or otherwise forming trenches in the insulating layer 140 and thereafter depositing material in the trenches.
- the lines 110 , 120 and 130 may be formed first by material deposition and shaping and the insulating layer 140 thereafter.
- the conductor lines are designed to model the electromigration life span of integrated circuit conductor lines.
- the lines 110 , 120 and 130 may be composed of various conductive metals, such as aluminum, aluminum alloys, copper, copper alloys, silver, silver alloys, gold, gold alloys, refractory metals, refractory metal compounds and refractory metal alloys.
- the insulating layer 140 may be composed of silicon dioxide, silicon oxynitride, low-K dielectrics, TEOS, polymeric materials or the like.
- a goal of the test structure 100 is to provide electromigration life span modeling of conductor lines in actual circuitry for several line widths using a single test structure.
- the conductor lines 110 , 120 and 130 are fabricated with respective lateral dimensions X 110 , X 120 and X 130 where X 120 is less than X 110 and X 130 is less than X 120 .
- the smallest line width X 130 may be selected to match the critical dimension for a given process technology.
- the dimensions X 110 and X 120 of the larger conductor lines 110 and 120 may be selected to be simple multiples of the smallest dimension X 130 .
- the dimensions X 110 and X 120 may be given by:
- the number of conductor lines can vary from two to virtually any number and the line widths thereof may or may not be multiples of the smallest line 30 .
- the respective ends 150 , 160 and 170 of the conductor lines 110 , 120 and 130 are tied in parallel to a relatively larger conductor structure 175 .
- the conductor structure 175 is advantageously relatively large compared to the conductor lines 110 , 120 and 130 in order to provide a relatively low resistance pathway to and from the ends 150 , 160 and 170 of the lines 110 , 120 and 130 .
- the opposite ends 180 , 190 and 200 of the conductor lines 110 , 120 and 130 are tied in parallel to another large conductor structure 210 for the same reasons, albeit at a location opposite the location of the large conductor structure 175 .
- Bond pads 220 and 230 may be electrically connected to the conductor structure 175 and bond pads 240 and 250 may be connected to the conductor structure 210 .
- the bond pads 220 , 230 , 240 and 250 may be significantly larger in area relative to the conductor lines 110 , 120 and 130 than shown in order to provide the desired low resistance.
- a current sensing instrument 260 may be connected to the bond pads 220 and 240 in order to sense the current flowing through the conductor lines 110 , 120 and 130 .
- a voltage source 270 may be connected to the bond pad 30 and a ground 280 may be connected to the bond pad 250 to establish a requisite potential difference to cause current to flow through the conductor lines 110 , 120 and 130 .
- the current sensing instrument 260 , the voltage source 270 and the ground 280 may be part of an external instrument or system that is operable to electrically stimulate the test structure 100 .
- FIG. 4 is a sectional view of FIG. 3 taken at section 4 - 4 .
- the conductor lines 110 , 120 and 130 may, but need not all have the same depth D 2 .
- the benefits of the disclosed embodiments may be realized where the cross-sectional areas of the conductor lines 110 , 120 and 130 match up with the cross-sectional areas of conductor lines in active circuitry.
- the conductor lines 110 , 120 and 130 are positioned on another layer 290 , which may be a dielectric layer or virtually any other type of layer.
- the layer 290 may be an interlevel dielectric layer or metallization layer as desired.
- FIG. 5 is a plot 300 of current versus time for the test structure 100 during an electromigration test.
- the test structure 100 is biased and subjected to temperature levels and current densities sufficient to produce electromigration failure in a matter of hours or weeks so that the lifespans of the conductor lines 110 , 120 and 130 may be used to extrapolate to the actual electromigration lifespans of integrated circuit conductor lines in actual parts.
- the voltage and temperature levels should be low enough to avoid instantaneous failures but high enough to avoid excessively long test runs. Mathematically speaking and referring to FIG.
- a voltage V with respect to the ground 280 is applied between the bond pads 230 and 250 by way of the voltage source 270 .
- the potential difference V is advantageously substantially constant.
- a current i 0 flows through the combination of the conductor lines 110 , 120 and 130 .
- the portion of the plot 300 labeled 310 corresponds to the time period t 1 ⁇ t 0 , and represents the electromigration lifespan of the conductor line 130 .
- the current takes a sudden drop from slightly less than i 0 to i 1 . This sudden drop in current is indicative of the electromigration failure of the line 130 .
- the portion 310 of the plot 300 in the period t 1 ⁇ t 0 has a negative slope, which is reflective of the fact that the resistance of the combination of the lines 110 , 120 and 130 increases progressively due to electromigration in all of the lines 110 , 120 and 130 .
- the current continues to decrease due to the previously described resistance increase phenomena.
- the current takes another precipitous drop from slightly less than i 1 to i 2 .
- the precipitous drop at t 2 represents the electromigration failure of the next wider line 120 . Accordingly, the electromigration lifespan of the line 120 is given by t 2 ⁇ t 0 .
- the portion of the plot 330 from t 2 to t 3 represents current flowing through the remaining line 110 .
- the portion 330 also has a negative slope due to the aforementioned resistance increase phenomena.
- the current drops from slightly less than i 2 to zero as a result of the ultimate electromigration failure of the line 110 .
- the time period t 3 ⁇ t 0 represents the electromigration lifespan of the line 110 . The test need not be run to failure of all of the conductor lines 110 , 120 and 130 .
- the total current density area A total is given by:
- a total A 110 +A 120 +A 130 (5)
- the ratio of current in given line 110 , 120 and 130 to the total current is the same as the ratio of the area A 110 , A 120 or A 130 of a given line 110 , 120 or 130 to the total area A total .
- the ratios of individual areas A 110 , A 120 or A 130 to A total are given by:
- a 110 A total A 110 A 110 + A 120 + A 130 ( 6 )
- a 120 A total A 120 A 110 + A 120 + A 130 ( 7 )
- a 130 A total A 130 A 110 + A 120 + A 130 ( 8 )
- the percentage drop in current drop observed by the operator when a line fails such as the drop i 0 to i 1 , will be proportional to the loss in total current density area A total for the failed line.
- the percentage drop in current at time t 1 for the current drop i 0 to i 1 is given by:
- Equations 9 and 10 are approximate because the actual current level is somewhat less than exactly i 0 at the moment of failure due to the continual sagging in current exhibited by the negatively sloped portion 310 of the plot 300 .
- Equation 10 The arithmetic is further simplified if all of the conductor lines 110 , 120 and 130 have the same depth D 2 . In that case, the term D 2 cancels out of the area terms A 130 and A total and Equation 10 simplifies to:
- the test structure 100 may be fabricated in a variety of locations on a semiconductor structure.
- An exemplary embodiment is depicted in FIGS. 6 and 7 .
- FIG. 6 is an overhead view of an exemplary semiconductor substrate or wafer 340 that includes a plurality of semiconductor die, four of which are labeled 350 , 360 , 370 and 380 .
- the areas where die are located may be termed chip regions. Areas external to the chip regions, such as the areas of the wafer 340 between individual die, such as the die 350 and 360 may include scribe lines 390 .
- the dashed oval 400 represents a portion of the wafer 340 that is shown at much greater magnification in FIG. 7 .
- the test structure 100 of the type described above in conjunction with FIGS.
- test structure 100 may be located at virtually any location on the semiconductor wafer 340 and at virtually any vertical level of the wafer.
- the test structure 100 may be located at any metallization layer.
- multiple test structures may be located on a given level or on multiple levels if desired.
- the electromigration testing of the test structure 100 may be performed while the test structure is still attached to the wafer 340 .
- a portion of the semiconductor wafer 340 containing the test structure may be cut from the wafer 340 and thereafter subjected to electromigration testing,
- An advantage of the disclosed embodiments is the provision of multiple line widths in a single test structure. With fewer test structures needed to provide electromigration data, less chip area is required. Furthermore, a single electrical test can provide data on multiple line widths.
Landscapes
- Engineering & Computer Science (AREA)
- Environmental & Geological Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
- 1. Field of the Invention
- This invention relates generally to semiconductor processing, and more particularly to methods and apparatus for predicting electromigration lifespan of conductor structures.
- 2. Description of the Related Art
- Conventional semiconductor devices typically include a semiconductor substrate, a plurality of insulating and conductive levels formed thereon having a conductive interconnection pattern comprising features and spacings, such as a plurality of spaced apart conductive lines, and several types of conductive interconnection lines, such as bus lines, power supply lines and clock lines. The various conductor lines may have linewidths at or above the minimum widths specified in the design rules of the semiconductor device.
- A limitation on the lifetime and reliability of conventional semiconductor devices attributed to conductive interconnection lines is due to electromigration. The phenomenon of electromigration involves the flow of electrons causing the migration of atoms, thereby generating voids and hillocks. The formation of voids creates an opening in a conductive interconnection line, thereby decreasing the performance of the interconnection line. The formation of voids generates areas of increased resistance which undesirably reduce the speed of a semiconductor device. The voids may eventually span the entire cross-section of a line and lead to an open circuit. Thus, electromigration constitutes a limitation on the lifetime of a conductive interconnection line as well as the performance of the semiconductor device.
- Electromigration in a metal interconnection line can be characterized by the movement of ions induced by a high electrical current density. The continual miniaturization of feature sizes of semiconductor devices increases current density, which can causes an attendant increase in electromigration induced metallization failures.
- The basic physics of electromigration behavior for small conductor lines is relatively well known. The specific lifetime for a given integrated manufacturing process is measured during the technology qualification, which must be completed prior to the start of manufacturing. Accordingly, chip designers create design rules for conductor lines that take into consideration electromigration lifespan. However, there remains the need to verify the electromigration assumptions built into design rules. The verification is always done prior to fully qualifying a wafer design for commercial production. However, subsequent testing is frequently done to verify the impacts of, for example, the use of a new lithography or material deposition tool in wafer processing.
- A conventional technique uses test structures built into a semiconductor wafer. In one conventional variation, scanning electron microscopy is used to examine line widths of the test structure and a comparison is then made with the design rule. Subsequently the test structure is physically tested to examine electromigration lifespan. This discrete test structure is built to model each conductor line width. The test structures are often built into the scribe lines of a wafer. At the stage of wafer dicing, the test structures are cut out as so-called chiplets. The chiplets are then mounted in a package of one sort or another and then subjected to electromigration testing. To simulate in a reasonable time period the electromigration lifespan of a conductor of a given line width that may last many years, the chiplet is subjected to highly elevated temperatures and current densities for a period of hours or weeks. The time to failure in hours or weeks is then extrapolated out to the actual multi-year lifespan of the modeled conductor line.
- A difficulty associated with the first conventional technique is that scanning electron microscopy may not be able to accurately resolve very fine line widths. Certain inefficiency issues are associated with the second conventional technique since discrete chiplets are used for each conductor line width. This requires more chip area and more complex testing of larger numbers of chiplets.
- The present invention is directed to overcoming or reducing the effects of one or more of the foregoing disadvantages.
- In accordance with one aspect of the present invention, a method of manufacturing is provided that includes forming a test structure on a semiconductor substrate. The test structure includes a first conductor structure that has a first cross-sectional area and a second conductor structure that has a second cross-sectional area larger than the first cross-sectional area. Current is flowed through the first and second conductor structures at current densities sufficient to cause electromigration in the first and second conductor structures. The current is monitored for drops indicative of electromigration failure of one or both of the first and second conductor structures. The time elapsed before the failure of the one or both of the conductor structures is recorded.
- In accordance with another aspect of the present invention, a method of manufacturing is provided that includes forming a test structure on a semiconductor substrate external to chip areas of the semiconductor substrate. The test structure includes a first conductor structure, a second conductor structure and a plurality of conductor lines electrically connected between the first and second conductor structures. A first of the conductor lines has a first cross-sectional area and the other conductor lines have successively larger cross-sectional areas. Current is flowed through the plurality of conductor lines at current densities in the plurality of conductor lines sufficient to cause electromigration. The current is monitored for drops indicative of electromigration failure of one or more of the plurality of conductor lines. The time elapsed before the failure of the one or more of the plurality of conductor lines is recorded.
- In accordance with another aspect of the present invention, a method of modeling electromigration lifespan of a plurality of conductor lines on a semiconductor substrate having chip areas is provided. The method includes forming a test structure on the semiconductor substrate wherein the test structure includes a first conductor, a second conductor and a plurality of conductor lines electrically connected between the first and second conductors. A first of the conductor lines has a first cross-sectional area and the other conductor lines have successively larger cross-sectional areas. The first and the successively larger cross-sectional areas match respective cross-sectional areas of a plurality of conductor lines in at least one of the chip areas of the semiconductor substrate. Current is flowed through the plurality of conductor lines at current densities in the plurality of conductor lines sufficient to cause electromigration. The current is monitored for drops indicative of electromigration failure of one or more of the plurality of conductor lines. The time elapsed before the failure of the one or more of the plurality of conductor lines is recorded. The time elapsed before failure of the one or more of the plurality of conductor lines is extrapolated to an electromigration lifespan of one or more of the plurality of conductor lines in the at least one chip area.
- In accordance with another aspect of the present invention, an apparatus is provided that includes a semiconductor substrate that has a plurality of chip areas and a test structure on a semiconductor substrate external to chip areas. The test structure includes a first conductor, a second conductor and a plurality of conductor lines electrically connected between the first and second conductors. A first of the conductor lines has a first cross-sectional area and the other conductor lines having successively larger cross-sectional areas.
- The foregoing and other advantages of the invention will become apparent upon reading the following detailed description and upon reference to the drawings in which:
-
FIG. 1 is an overhead view of a conventional collection of conductor lines following electromigration void formation; -
FIG. 2 is a sectional view ofFIG. 1 taken at section 2-2; -
FIG. 3 is an overhead view of an exemplary embodiment of a test structure for modeling electromigration lifespan; -
FIG. 4 is a sectional view ofFIG. 3 taken at section 4-4; -
FIG. 5 is an exemplary plot of current versus time for an exemplary test performed using the exemplary test structure depicted inFIGS. 3 and 4 ; -
FIG. 6 is an overhead view of an exemplary semiconductor wafer upon which an exemplary electromigration test structure is formed; and -
FIG. 7 is a magnified view of a portion ofFIG. 6 . - In the drawings described below, reference numerals are generally repeated where identical elements appear in more than one figure. Turning now to the drawings, and in particular to
FIG. 1 , therein is shown an overhead view of a small portion of an exemplary conventionalintegrated circuit 10 that includes three spaced-apartconductor lines dielectric layer 50. As a result of electromigration,respective voids line 20. The void 70 spans the entire width W of theline 30 and the void 80 spans some portion of the width W of theline 40. - Additional detail regarding the conductor lines 20, 30 and 40 may be understood by referring now to
FIG. 2 , which is a sectional view ofFIG. 1 taken at section 2-2. Thelines dielectric layer 50 may be formed on anunderlying substrate 90 of dielectric or semiconductor material. Thelines line 20 but not the entire depth D1 thereof. Accordingly, a portion of theline 20 is still available for the transmission of current. In contrast, theline 30 is completely severed by the void 70 both horizontally and vertically and thus an open circuit condition exists forline 30. As toline 40, the void 80 is shown extending from top to bottom but only laterally through approximately half of theline 30. Accordingly, about half of theline 40 is still available for the transmission of current. The current density for each of thelines -
- where i is the current in a
line -
A=W×D 1 (2) - However, in reality the presence of the
voids line 20 is significantly higher than it would be but for the presence of the void 60. The same is true for theline 40 due to the presence of the void 80. With regard to theline 30, the open circuit yields a current density of zero. - As discussed in the Background section hereof, the conventional method of characterizing the electromigration lifetime of a conductor line in an integrated circuit, involves the initial fabrication of a plurality of test structures on a semiconductor wafer, where each of the test structures is typically dedicated to a particular line width. A dicing operation is performed to cut out individual chiplets that contain the test structures and the chiplets are next mounted in some form of package that can be connected to a testing computer. The chiplets are then subjected to accelerated temperature and current conditions in order to simulate an electromigration lifetime for the individual test structures and the actual conductor lines that those test structures are designed to model.
- An exemplary embodiment of a
test structure 100 may be understood by referring now toFIG. 3 , which is an overhead view. Thetest structure 100 includes three spaced-apartconductor structures layer 140. Theconductor structures lines layer 140 and thereafter depositing material in the trenches. Optionally, thelines layer 140 thereafter. The conductor lines are designed to model the electromigration life span of integrated circuit conductor lines. Accordingly, thelines layer 140 may be composed of silicon dioxide, silicon oxynitride, low-K dielectrics, TEOS, polymeric materials or the like. - A goal of the
test structure 100 is to provide electromigration life span modeling of conductor lines in actual circuitry for several line widths using a single test structure. Accordingly, theconductor lines larger conductor lines -
X 110=1.5×X 130 (3) -
and -
X 120=1.25×X 130 (4) - The number of conductor lines can vary from two to virtually any number and the line widths thereof may or may not be multiples of the
smallest line 30. - The respective ends 150, 160 and 170 of the
conductor lines larger conductor structure 175. Theconductor structure 175 is advantageously relatively large compared to theconductor lines ends lines conductor lines large conductor structure 210 for the same reasons, albeit at a location opposite the location of thelarge conductor structure 175.Bond pads conductor structure 175 andbond pads conductor structure 210. It is desirable for thebond pads bonds pads conductor lines - A
current sensing instrument 260 may be connected to thebond pads conductor lines voltage source 270 may be connected to thebond pad 30 and aground 280 may be connected to thebond pad 250 to establish a requisite potential difference to cause current to flow through theconductor lines current sensing instrument 260, thevoltage source 270 and theground 280 may be part of an external instrument or system that is operable to electrically stimulate thetest structure 100. - Additional detail regarding the structure of the
conductor lines FIG. 4 , which is a sectional view ofFIG. 3 taken at section 4-4. In addition to having respective lateral dimensions X110, X120 and X130, theconductor lines conductor lines layer 290, which may be a dielectric layer or virtually any other type of layer. However, if thetest structure 100 is implemented on a semiconductor wafer, thelayer 290 may be an interlevel dielectric layer or metallization layer as desired. - An exemplary method of using the
test structure 100 may be understood by referring now toFIGS. 3 and 5 .FIG. 5 is aplot 300 of current versus time for thetest structure 100 during an electromigration test. During the test, thetest structure 100 is biased and subjected to temperature levels and current densities sufficient to produce electromigration failure in a matter of hours or weeks so that the lifespans of theconductor lines FIG. 5 , at a time t0 a voltage V with respect to theground 280 is applied between thebond pads voltage source 270. The potential difference V is advantageously substantially constant. At time t0 a current i0 flows through the combination of theconductor lines plot 300 labeled 310 corresponds to the time period t1−t0, and represents the electromigration lifespan of theconductor line 130. Note that at time t1, the current takes a sudden drop from slightly less than i0 to i1. This sudden drop in current is indicative of the electromigration failure of theline 130. Note also that theportion 310 of theplot 300 in the period t1−t0 has a negative slope, which is reflective of the fact that the resistance of the combination of thelines lines wider line 120. Accordingly, the electromigration lifespan of theline 120 is given by t2−t0. The portion of theplot 330 from t2 to t3 represents current flowing through the remainingline 110. As with theother portions plot 300, theportion 330 also has a negative slope due to the aforementioned resistance increase phenomena. At time t3, the current drops from slightly less than i2 to zero as a result of the ultimate electromigration failure of theline 110. The time period t3−t0 represents the electromigration lifespan of theline 110. The test need not be run to failure of all of theconductor lines - From a qualitative standpoint, it is a relatively safe assumption that, on average, the
thinnest conductor line 130 will fail first, followed in succession by the progressivelylarger lines plot 300 can be easily interpreted to verify which of thelines conductor lines -
A total =A 110 +A 120 +A 130 (5) - The ratio of current in given
line line -
- The percentage drop in current drop observed by the operator when a line fails, such as the drop i0 to i1, will be proportional to the loss in total current density area Atotal for the failed line. The percentage drop in current at time t1 for the current drop i0 to i1 is given by:
-
-
- is satisfied, then the conductor line failure at time t1 is identified with the
conductor line 130. Note that the relationships inEquations 9 and 10 are approximate because the actual current level is somewhat less than exactly i0 at the moment of failure due to the continual sagging in current exhibited by the negatively slopedportion 310 of theplot 300. - The arithmetic is further simplified if all of the
conductor lines Equation 10 simplifies to: -
- where Xtotal is the sum of the line widths X110, X120 and X130. The same analysis will hold true for the remaining
conductor lines -
- The
test structure 100 may be fabricated in a variety of locations on a semiconductor structure. An exemplary embodiment is depicted inFIGS. 6 and 7 .FIG. 6 is an overhead view of an exemplary semiconductor substrate orwafer 340 that includes a plurality of semiconductor die, four of which are labeled 350, 360, 370 and 380. The areas where die are located may be termed chip regions. Areas external to the chip regions, such as the areas of thewafer 340 between individual die, such as thedie oval 400 represents a portion of thewafer 340 that is shown at much greater magnification inFIG. 7 . Thetest structure 100 of the type described above in conjunction withFIGS. 3 and 4 , may be located in thescribe line 390 as shown. Exemplary locations of thebond pads test structure 100 may be located at virtually any location on thesemiconductor wafer 340 and at virtually any vertical level of the wafer. For example, thetest structure 100 may be located at any metallization layer. Furthermore, multiple test structures may be located on a given level or on multiple levels if desired. The electromigration testing of thetest structure 100 may be performed while the test structure is still attached to thewafer 340. Optionally, a portion of thesemiconductor wafer 340 containing the test structure may be cut from thewafer 340 and thereafter subjected to electromigration testing, - An advantage of the disclosed embodiments is the provision of multiple line widths in a single test structure. With fewer test structures needed to provide electromigration data, less chip area is required. Furthermore, a single electrical test can provide data on multiple line widths.
- While the invention may be susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and have been described in detail herein. However, it should be understood that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover all modifications, equivalents and alternatives falling within the spirit and scope of the invention as defined by the following appended claims.
Claims (32)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/772,310 US8253423B2 (en) | 2007-07-02 | 2007-07-02 | Multiple line width electromigration test structure and method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/772,310 US8253423B2 (en) | 2007-07-02 | 2007-07-02 | Multiple line width electromigration test structure and method |
Publications (2)
Publication Number | Publication Date |
---|---|
US20090012747A1 true US20090012747A1 (en) | 2009-01-08 |
US8253423B2 US8253423B2 (en) | 2012-08-28 |
Family
ID=40222133
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/772,310 Expired - Fee Related US8253423B2 (en) | 2007-07-02 | 2007-07-02 | Multiple line width electromigration test structure and method |
Country Status (1)
Country | Link |
---|---|
US (1) | US8253423B2 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102053219A (en) * | 2010-11-08 | 2011-05-11 | 上海集成电路研发中心有限公司 | Equipment and method for testing metal electromigration |
US20120110530A1 (en) * | 2010-10-28 | 2012-05-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Computer system and method of preparing a layout |
CN103187403A (en) * | 2011-12-31 | 2013-07-03 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor failure analysis structure, forming method of semiconductor failure analysis structure and failure time detection method thereof |
WO2016180758A1 (en) * | 2015-05-11 | 2016-11-17 | Robert Bosch Gmbh | Assembly of conducting tracks, device, and method for the fault detection of a semiconductor circuit |
TWI677054B (en) * | 2016-11-28 | 2019-11-11 | 美商格羅方德半導體公司 | Structure and method of conductive bus bar for resistive seed substrate plating |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8917104B2 (en) * | 2011-08-31 | 2014-12-23 | International Business Machines Corporation | Analyzing EM performance during IC manufacturing |
US8890556B2 (en) | 2011-10-26 | 2014-11-18 | International Business Machines Corporation | Real-time on-chip EM performance monitoring |
US9891261B2 (en) | 2014-06-30 | 2018-02-13 | International Business Machines Corporation | Electromigration monitor |
US9851397B2 (en) | 2015-03-02 | 2017-12-26 | Globalfoundries Inc. | Electromigration testing of interconnect analogues having bottom-connected sensory pins |
US10634714B2 (en) * | 2016-02-23 | 2020-04-28 | Intel Corporation | Apparatus and method for monitoring and predicting reliability of an integrated circuit |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5497076A (en) * | 1993-10-25 | 1996-03-05 | Lsi Logic Corporation | Determination of failure criteria based upon grain boundary electromigration in metal alloy films |
US7176485B2 (en) * | 2002-02-20 | 2007-02-13 | International Business Machines Corporation | Damascene resistor and method for measuring the width of same |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5689139A (en) | 1995-09-11 | 1997-11-18 | Advanced Micro Devices, Inc. | Enhanced electromigration lifetime of metal interconnection lines |
-
2007
- 2007-07-02 US US11/772,310 patent/US8253423B2/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5497076A (en) * | 1993-10-25 | 1996-03-05 | Lsi Logic Corporation | Determination of failure criteria based upon grain boundary electromigration in metal alloy films |
US7176485B2 (en) * | 2002-02-20 | 2007-02-13 | International Business Machines Corporation | Damascene resistor and method for measuring the width of same |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120110530A1 (en) * | 2010-10-28 | 2012-05-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Computer system and method of preparing a layout |
US8990751B2 (en) * | 2010-10-28 | 2015-03-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Computer system and method of preparing a layout |
US9239902B2 (en) | 2010-10-28 | 2016-01-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of preparing a layout and system for performing the same |
CN102053219A (en) * | 2010-11-08 | 2011-05-11 | 上海集成电路研发中心有限公司 | Equipment and method for testing metal electromigration |
CN103187403A (en) * | 2011-12-31 | 2013-07-03 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor failure analysis structure, forming method of semiconductor failure analysis structure and failure time detection method thereof |
WO2016180758A1 (en) * | 2015-05-11 | 2016-11-17 | Robert Bosch Gmbh | Assembly of conducting tracks, device, and method for the fault detection of a semiconductor circuit |
CN107835946A (en) * | 2015-05-11 | 2018-03-23 | 罗伯特·博世有限公司 | Guide assembly, apparatus and method for the failure that determines semiconductor circuit |
US10684323B2 (en) | 2015-05-11 | 2020-06-16 | Robert Bosch Gmbh | Assembly of strip conductors, device, and method for determining errors in a semiconductor circuit |
TWI677054B (en) * | 2016-11-28 | 2019-11-11 | 美商格羅方德半導體公司 | Structure and method of conductive bus bar for resistive seed substrate plating |
Also Published As
Publication number | Publication date |
---|---|
US8253423B2 (en) | 2012-08-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8253423B2 (en) | Multiple line width electromigration test structure and method | |
US6320391B1 (en) | Interconnection device for low and high current stress electromigration and correlation study | |
CN100561731C (en) | Multistage interconnected reliability testing structure | |
US6680484B1 (en) | Space efficient interconnect test multi-structure | |
EP2283515B1 (en) | Interconnect structure for integrated circuits having improved electromigration characteristics and method of making such structure | |
US7451411B2 (en) | Integrated circuit design system | |
US20130038334A1 (en) | Test structure, method and circuit for simultaneously testing time dependent dielectric breakdown and electromigration or stress migration | |
US9406560B2 (en) | Selective local metal cap layer formation for improved electromigration behavior | |
US9875964B2 (en) | Semiconductor device components and methods | |
CN112864131B (en) | Electromigration test structure and electromigration test method | |
CN101840905A (en) | Integrated circuit (IC)-components, metal interconnected and manufacture method | |
US6897475B2 (en) | Test structure and related methods for evaluating stress-induced voiding | |
US9431293B2 (en) | Selective local metal cap layer formation for improved electromigration behavior | |
US20060157702A1 (en) | Kerf with improved fill routine | |
US10090215B2 (en) | System and method for dual-region singulation | |
KR102463139B1 (en) | Kelvin resistance test structure and method of manufacturing structure including the same | |
US6204073B1 (en) | Shallow trench isolation with conductive hard mask for in-line moat/trench width electrical measurements | |
US6864171B1 (en) | Via density rules | |
JP3521564B2 (en) | Semiconductor device | |
US8822993B2 (en) | Integrated circuit including sensor structure, related method and design structure | |
JP3464933B2 (en) | Semiconductor wiring evaluation system | |
US9524916B2 (en) | Structures and methods for determining TDDB reliability at reduced spacings using the structures | |
Rose et al. | Copper interconnect technology-new paradigms for BEOL manufacturing | |
CN113451276A (en) | Test structure, test system and test method | |
Wu | Study of initial void formation and electron wind force for scaling effects on electromigration in Cu interconnects |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANCED MICRO DEVICES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MARTIN, JEREMY;REEL/FRAME:019505/0260 Effective date: 20070628 Owner name: ADVANCED MICRO DEVICES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, CHII-CHANG;REEL/FRAME:019505/0239 Effective date: 20070628 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: AFFIRMATION OF PATENT ASSIGNMENT;ASSIGNOR:ADVANCED MICRO DEVICES, INC.;REEL/FRAME:023120/0426 Effective date: 20090630 Owner name: GLOBALFOUNDRIES INC.,CAYMAN ISLANDS Free format text: AFFIRMATION OF PATENT ASSIGNMENT;ASSIGNOR:ADVANCED MICRO DEVICES, INC.;REEL/FRAME:023120/0426 Effective date: 20090630 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20200828 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |