US20090011604A1 - Photon induced removal of copper - Google Patents
Photon induced removal of copper Download PDFInfo
- Publication number
- US20090011604A1 US20090011604A1 US12/147,922 US14792208A US2009011604A1 US 20090011604 A1 US20090011604 A1 US 20090011604A1 US 14792208 A US14792208 A US 14792208A US 2009011604 A1 US2009011604 A1 US 2009011604A1
- Authority
- US
- United States
- Prior art keywords
- copper
- surface layer
- layer
- copper halide
- photon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000010949 copper Substances 0.000 title claims abstract description 308
- 229910052802 copper Inorganic materials 0.000 title claims abstract description 285
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 title claims abstract description 155
- 239000002344 surface layer Substances 0.000 claims abstract description 146
- -1 copper halide Chemical class 0.000 claims abstract description 136
- 239000010410 layer Substances 0.000 claims abstract description 91
- 238000000034 method Methods 0.000 claims abstract description 78
- 239000000758 substrate Substances 0.000 claims abstract description 60
- 238000006243 chemical reaction Methods 0.000 claims abstract description 51
- 230000015572 biosynthetic process Effects 0.000 claims abstract description 10
- 239000004065 semiconductor Substances 0.000 claims abstract description 10
- 230000000977 initiatory effect Effects 0.000 claims abstract description 5
- 229910052736 halogen Inorganic materials 0.000 claims description 19
- 150000002367 halogens Chemical class 0.000 claims description 19
- 239000000463 material Substances 0.000 claims description 16
- 238000000059 patterning Methods 0.000 claims description 13
- 229910052739 hydrogen Inorganic materials 0.000 claims description 6
- 229910015844 BCl3 Inorganic materials 0.000 claims description 5
- FAQYAMRNWDIXMY-UHFFFAOYSA-N trichloroborane Chemical compound ClB(Cl)Cl FAQYAMRNWDIXMY-UHFFFAOYSA-N 0.000 claims description 5
- 238000001459 lithography Methods 0.000 claims description 4
- 238000004140 cleaning Methods 0.000 claims description 3
- 238000005530 etching Methods 0.000 description 20
- 230000004888 barrier function Effects 0.000 description 17
- 150000001875 compounds Chemical class 0.000 description 13
- 230000001419 dependent effect Effects 0.000 description 10
- 230000008569 process Effects 0.000 description 9
- 238000000151 deposition Methods 0.000 description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 7
- 238000002161 passivation Methods 0.000 description 7
- 238000001020 plasma etching Methods 0.000 description 7
- 229910021594 Copper(II) fluoride Inorganic materials 0.000 description 6
- 230000008901 benefit Effects 0.000 description 6
- KZBUYRJDOAKODT-UHFFFAOYSA-N Chlorine Chemical compound ClCl KZBUYRJDOAKODT-UHFFFAOYSA-N 0.000 description 5
- VEXZGXHMUGYJMC-UHFFFAOYSA-N Hydrochloric acid Chemical compound Cl VEXZGXHMUGYJMC-UHFFFAOYSA-N 0.000 description 5
- CPELXLSAUQHCOX-UHFFFAOYSA-N Hydrogen bromide Chemical compound Br CPELXLSAUQHCOX-UHFFFAOYSA-N 0.000 description 5
- 238000003795 desorption Methods 0.000 description 5
- 238000013459 approach Methods 0.000 description 4
- GDTBXPJZTBHREO-UHFFFAOYSA-N bromine Chemical compound BrBr GDTBXPJZTBHREO-UHFFFAOYSA-N 0.000 description 4
- 150000002366 halogen compounds Chemical class 0.000 description 4
- 229910052681 coesite Inorganic materials 0.000 description 3
- 150000001879 copper Chemical class 0.000 description 3
- 229910052906 cristobalite Inorganic materials 0.000 description 3
- 238000001312 dry etching Methods 0.000 description 3
- 238000004070 electrodeposition Methods 0.000 description 3
- 238000011049 filling Methods 0.000 description 3
- NBVXSUQYWXRMNV-UHFFFAOYSA-N fluoromethane Chemical compound FC NBVXSUQYWXRMNV-UHFFFAOYSA-N 0.000 description 3
- 230000001939 inductive effect Effects 0.000 description 3
- 230000007246 mechanism Effects 0.000 description 3
- 238000005240 physical vapour deposition Methods 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 229910052682 stishovite Inorganic materials 0.000 description 3
- 229910052905 tridymite Inorganic materials 0.000 description 3
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 2
- 229910052794 bromium Inorganic materials 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 239000000356 contaminant Substances 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 230000005274 electronic transitions Effects 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 239000011241 protective layer Substances 0.000 description 2
- CPELXLSAUQHCOX-UHFFFAOYSA-M Bromide Chemical compound [Br-] CPELXLSAUQHCOX-UHFFFAOYSA-M 0.000 description 1
- VEXZGXHMUGYJMC-UHFFFAOYSA-M Chloride anion Chemical compound [Cl-] VEXZGXHMUGYJMC-UHFFFAOYSA-M 0.000 description 1
- 229910021591 Copper(I) chloride Inorganic materials 0.000 description 1
- 229910016553 CuOx Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 239000004411 aluminium Substances 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- ODWXUNBKCRECNW-UHFFFAOYSA-M bromocopper(1+) Chemical compound Br[Cu+] ODWXUNBKCRECNW-UHFFFAOYSA-M 0.000 description 1
- 229910052801 chlorine Inorganic materials 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000008094 contradictory effect Effects 0.000 description 1
- OXBLHERUFWYNTN-UHFFFAOYSA-M copper(I) chloride Chemical compound [Cu]Cl OXBLHERUFWYNTN-UHFFFAOYSA-M 0.000 description 1
- ORTQZVOHEJQUHG-UHFFFAOYSA-L copper(II) chloride Chemical compound Cl[Cu]Cl ORTQZVOHEJQUHG-UHFFFAOYSA-L 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000007772 electroless plating Methods 0.000 description 1
- 238000000609 electron-beam lithography Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000005284 excitation Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 230000026030 halogenation Effects 0.000 description 1
- 238000005658 halogenation reaction Methods 0.000 description 1
- 230000020169 heat generation Effects 0.000 description 1
- 239000004615 ingredient Substances 0.000 description 1
- 229910052740 iodine Inorganic materials 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000037361 pathway Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000005381 potential energy Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
- 230000004580 weight loss Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
- H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/23—Sheet including cover or casing
- Y10T428/239—Complete cover or casing
Definitions
- the present invention relates to the removal or etching of copper from a substrate. More particular, the present invention relates to the removal or etching of copper from a substrate comprising at least a copper comprising surface layer by using a photon comprising ambient.
- damascene processes are used to form copper-based interconnects.
- trenches are etched in low dielectric constant materials and these trenches are then subsequently filled up to create the copper interconnects.
- feature sizes are more and more shrinking through which this approach becomes more and more challenging.
- etched copper lines may have a lower resistivity and improved electromigration resistance compared to those developed using a damascene process. This is mostly because the grain growth of copper, when deposited on a flat surface, is not obstructed like it is in narrow trenches in a damascene approach. The resulting larger grain size may lead to less scattering of electrons at grain boundaries.
- first copper is converted into halogenated copper, also referred to as a copper halide (Cu x Cl y and/or Cu x Br y ) by exposing it to a Cl 2 of HBr plasma at low temperatures (60° C.) [Kuo et al., Applied Physics Letters, Vol. 78, No. 7, pages 1002-1004, 2001].
- the copper halide is then removed using a wet removal step (e.g. a 5% HCl solution). This low temperature method is however unsuitable and not accurate enough to pattern structures with nanometer dimensions.
- preferred embodiments provide a method for removing at least part of a copper comprising layer from a substrate, the substrate comprising at least a copper comprising surface layer.
- the method comprises:
- a copper halide surface layer i.e. a surface layer comprising a copper halide compound, e.g. a copper halide compound different from a copper fluoride compound,
- the first and second reaction chamber may be the same. According to other preferred embodiments, the first and second reaction chambers may be different.
- a method according to preferred embodiments may be used to pattern copper comprising layers.
- a method according to preferred embodiments may be used to form copper comprising interconnect structures in a semiconductor device.
- a copper comprising layer refers to a layer comprising between 10 atomic % and 100 atomic % copper. According to preferred embodiments, a copper comprising layer may refer to a layer comprising at least between 10 atomic % and 50% atomic % copper.
- Removing the volatile copper halide products from the reaction chamber is to avoid saturation of the volatile copper halide product in the reaction chamber.
- the partial pressure of the halogenated products in preferred embodiments is such that no saturation is reached.
- the intensity of the plasma to initiate the volatilisation of the copper halide from the surface may be in the mW/cm 2 range.
- the intensity of the plasma can be tuned by the applied power and pressure. Volatilization of copper halides is already possible using a He, Ar or H comprising plasma having a power in the range of between 300 Watt and 1000 Watt at a pressure in the range of between 5 mTorr (0.67 Pa) and 80 mTorr (10.67 Pa).
- a method according to preferred embodiments may be performed at a temperature of between 20° C. and 80° C.
- converting at least part of the copper comprising surface layer into a copper halide surface layer may be performed by exposing at least part of the copper comprising surface layer to a halogen comprising gas such as e.g. a BCl 3 , HBr, Br 2 , Cl 2 , I 2 , HCl and/or HI gas.
- a halogen comprising gas such as e.g. a BCl 3 , HBr, Br 2 , Cl 2 , I 2 , HCl and/or HI gas.
- converting at least part of the copper comprising surface layer into a copper halide surface layer may be performed by exposing at least part of the copper comprising surface layer to a halogen comprising plasma.
- the halogen comprising plasma may, for example, be a Br, I and/or Cl comprising plasma.
- the halogen comprising plasma may, for example, be formed in a reactive ion etching chamber using BCl 3 , HBr, Br 2 , Cl 2 , I 2 , HCl and/or HI gasses.
- Exposing at least part of the copper comprising surface layer to a halogen comprising plasma may be performed with a halogen comprising plasma at a power of between 200 Watt and 1000 Watt, a pressure of between 4 mTorr (0.53 Pa) and 80 mTorr (10.67 Pa) and a flow of between 50 sccm and 500 sccm, for example a plasma at a power of 600 Watt and a pressure of 10 mTorr (1.33 Pa) may be used.
- exposing the copper halide surface layer to a photon comprising ambient may be performed by exposing the copper halide surface layer to a He, Ar or H comprising plasma.
- the copper halide surface layer may comprise Cu x Cl y and the photon comprising ambient may be a He plasma, and exposing the copper halide surface layer to a photon comprising ambient may be performed at a power of 1000 Watt and a pressure of 30 mTorr (4 Pa), with or without the use of substrate bias.
- the exposure time period is dependent on the amount of copper to be removed (or dimensions of the structures to be patterned).
- the copper halide surface layer may comprise Cu x Br y and the photon comprising ambient may be a He plasma, and exposing the copper halide surface layer to a photon comprising ambient may be performed at a power of 1000 Watt and a pressure of 80 mTorr (10.67 Pa), preferably without substrate bias.
- the exposure time period is dependent on the amount of copper to be removed (or dimensions of the structures to be patterned).
- the copper halide surface layer may comprise Cu x I y and the photon comprising ambient may be a He plasma, and exposing the copper halide surface layer to a photon comprising ambient may be performed at a power of 1000 Watt and a pressure of 80 mTorr (10.67 Pa), preferably without substrate bias.
- the exposure time period is dependent on the amount of copper to be removed (or dimensions of the structures to be patterned).
- converting at least part of the copper comprising surface layer into a copper halide surface layer, also referred to as halogenation, and exposing the copper halide surface layer to a photon comprising ambient may be performed simultaneously in a same reaction chamber.
- the simultaneous reaction may be performed in a reactive ion etching chamber in which a plasma is present that comprises at least a halogen compound and a photon inducing compound e.g. originating from a He, Ar or H plasma.
- the plasma may comprise as main compounds He, Ar and/or H (more than 90%) and may furthermore comprise halogen compounds.
- the amount of halogen compounds in the plasma e.g.
- Cl, Br and/or I radicals and ions may be in the range of a few percentages of the total plasma composition.
- the plasma may furthermore comprise inert compounds and/or compounds such as fluorocarbon based compounds (e.g. originating from CF 4 ) to obtain passivation (e.g. sidewall passivation) removal of the copper from the substrate.
- the method may comprise providing a substrate comprising at least a copper comprising surface layer. Providing such a substrate may be performed by:
- depositing a copper comprising surface layer onto the substrate may, for example, be performed by electrochemical plating (ECP) or Physical Vapour Deposition (PVD).
- ECP electrochemical plating
- PVD Physical Vapour Deposition
- An extra annealing step may be performed on the deposited copper layer in order to recrystallize the copper to obtain larger grains.
- An advantage of first depositing a copper comprising layer and then etching interconnect structures into the copper comprising layer is the fact that these copper interconnect structures have much bigger grains and hence less grain boundaries compared to copper interconnect structures obtained using damascene technology.
- the method may furthermore comprise, before providing a copper comprising surface layer, providing a protecting layer and/or a barrier layer onto the substrate.
- the barrier layer may be used to avoid diffusion of copper into the substrate.
- the method may comprise providing one of a protective layer or a barrier layer.
- the method may comprise providing both a protective layer and a barrier layer.
- the method may furthermore comprise, before converting at least part of the copper comprising surface layer into a copper halide surface layer, providing a lithographic pattern onto the copper comprising surface layer.
- Providing a pattern onto the copper surface layer may be performed by:
- a layer of material e.g. a photosensitive lithographic layer (e.g. resist) onto the copper comprising surface layer, and
- the method may furthermore comprise, after provision of a pattern onto the copper comprising surface layer and removing at least part of the copper comprising layer, removing the photosensitive layer.
- the method may furthermore comprise, before converting at least part of the copper comprising surface layer into a copper halide surface layer, cleaning the substrate. Cleaning may, for example, be done by using a H 2 or N 2 plasma.
- the patterning of the copper layer may be used to define interconnect structures in the copper layer, the interconnect structures can be either trenches or vias.
- a dielectric layer may be deposited onto the interconnect structures.
- FIG. 1 illustrates the principle of a method according to preferred embodiments.
- FIG. 2 schematically illustrates the desorption induced by electronic transition (DIET) mechanisms to achieve the photon induced copper desorption according to according to preferred embodiments.
- DIET electronic transition
- FIG. 3 illustrates formation of volatile copper halide product and the possibility of re-deposition of these copper halide product onto the substrate.
- FIGS. 4A to 4F illustrate an example of the use of a method according to preferred embodiments.
- FIG. 5 illustrates passivation of a trench during use of a method according to preferred embodiments.
- FIG. 6 illustrates wafer loss (loss of Cu x Cl y due to volatilization of Cu x Cl y ) during exposure of a Cu x Cl y layer to a halogen comprising plasma as a function of the partial pressure of He in the plasma chamber.
- pattern as referred to in the claims and the description is used to define structures (e.g. vias, trenches, and the like) in a layer deposited onto a substrate, e.g. a wafer substrate.
- the patterns are formed on the wafer substrates using patterning tools known by a person skilled in the art as a combination of lithography techniques (photolithography and e-beam lithography) and etching techniques (such as reactive ion etching (RIE)).
- lithography techniques photolithography and e-beam lithography
- etching techniques such as reactive ion etching (RIE)
- the method comprises:
- a copper halide surface layer i.e. a surface layer comprising a copper halide compound, e.g. a copper halide compound different from a copper fluoride compound,
- a second reaction chamber removing at least part of the copper halide surface layer, i.e. a surface layer comprising a copper halide compound, e.g. a copper halide compound different from a copper fluoride compound, by exposing it to a photon comprising ambient, thereby initiating formation of volatile copper halide products, and
- the first and second reaction chamber may be the same. In other words, according to preferred embodiments, converting at least part of the copper comprising surface layer into a copper halide surface layer and removing at least part of the copper halide surface layer may be performed in a same reaction chamber. According to these embodiments, converting at least part of the copper comprising surface layer into a copper halide surface layer and removing at least part of the copper halide surface layer may be performed simultaneously or in subsequent steps. According to other preferred embodiments, the first and second reaction chambers may be different. In other words, according to these embodiments, converting at least part of the copper comprising surface layer into a copper halide surface layer and removing at least part of the copper halide surface layer may be performed in different reaction chambers.
- a copper comprising layer refers to a layer comprising between 10 atomic % and 100 atomic % copper. According to preferred embodiments, a copper comprising layer comprising layer may refer to a layer comprising at least between 10 atomic % and 50% atomic % copper.
- Removing the volatile copper halide products from the reaction chamber is to avoid saturation of the volatile copper halide product in the reaction chamber.
- the partial pressure of the halogenated products is such that no saturation is reached.
- the intensity of the plasma to initiate the volatilisation of the copper halide from the surface may be in the mW/cm 2 range.
- the intensity of the plasma can be tuned by the applied power and pressure. Volatilization of copper halides is already possible using a He, Ar or H comprising plasma having a power in the range of between 300 Watt and 1000 Watt at a pressure in the range of between 5 mTorr (0.67 Pa) and 80 mTorr (10.67 Pa) (see further).
- a method according to preferred embodiments may be used to pattern copper comprising layers.
- a method according to preferred embodiments may be used to form copper comprising interconnect structures in a semiconductor device.
- converting at least part of the copper comprising surface layer into a copper halide surface layer and exposing the copper halide surface layer to a photon comprising ambient to initiate formation of volatile copper halide products may be performed simultaneously in a same reaction chamber, e.g. in a reactive ion etching chamber.
- the simultaneous reaction can be performed in a reactive ion etching chamber in which the plasma comprises at least a halogen compound to perform the conversion of copper into a copper halide compound and a photon inducing compound e.g. originating from a He, Ar or H 2 plasma to make the copper halide compound volatile.
- the plasma may further comprise inert compounds and/or compounds such as fluorocarbon based compounds (e.g. CF 4 ) to obtain passivation (e.g. sidewall passivation) during etching.
- removal of copper from the substrate may also be referred to as etching of the copper comprising surface layer.
- FIG. 1 illustrates a method for removal of copper from a copper comprising layer on a substrate 1 , the substrate comprising at least a copper comprising surface layer 4 .
- the substrate 1 may be any suitable substrate.
- the term “substrate” may include any underlying material or materials that may be used, or upon which a device, a circuit or an epitaxial layer may be formed. In other alternative embodiments, this “substrate” may include a semiconductor substrate such as e.g.
- substrate may include for example, an insulating layer such as a SiO 2 or a Si 3 N 4 layer in addition to a semiconductor substrate portion.
- substrate also includes silicon-on-glass, silicon-on sapphire substrates.
- substrate is thus used to define generally the elements for layers that underlie a layer or portions of interest.
- the “substrate” may be any other base on which a layer is formed, for example a glass or copper layer.
- An example of a suitable substrate 1 which may be used with preferred embodiments may be a Si wafer.
- the substrate 1 may be a 200 mm Si wafer onto which a copper comprising surface layer 4 is provided by e.g. electrochemical deposition. During deposition, the wafer temperature may be around 60° C.
- the substrate 1 may be a bulk copper substrate.
- a protecting layer 2 and/or a barrier layer 3 may be present in between the substrate 1 and the copper comprising surface layer 4 .
- the protecting layer 2 may, for example, be a SiO 2 layer, and may, for example, have a thickness of 500 nm.
- the barrier layer 3 may, for example, be a TaN, TiN, TaN/TiN or SiC layer and may have a thickness in the range of, for example, 10 nm to 20 nm.
- the barrier layer 3 may be used to avoid diffusion of copper into the substrate 1 . It has to be noted that, according to preferred embodiments and as illustrated in FIG. 1 , both a protecting layer 2 and a barrier layer 3 may be provided. According to other preferred embodiments, only one of a protecting layer 2 or a barrier layer 3 may be provided. According to still other embodiments, none of these layers 2 , 3 may be provided.
- the method according to preferred embodiments may comprise in a first step converting at least part of the copper comprising surface layer 4 into a copper halide surface layer 5 , i.e. a surface layer comprising a copper halide compound, e.g. a copper halide compound different from a copper fluoride compound.
- a copper halide compound e.g. a copper halide compound different from a copper fluoride compound.
- copper halide compounds may be Cu x Cl y or Cu x Br y .
- converting at least part of the copper comprising surface layer 4 into a copper halide surface layer 5 may be performed by exposing at least part of the copper comprising surface layer 4 to a halogen comprising gas such as e.g.
- converting at least part of the copper comprising surface layer 4 into a copper halide surface layer 5 may be performed by exposing at least part of the copper comprising surface layer 4 to a halogen comprising plasma.
- the halogen comprising plasma may be formed in a reactive ion etching chamber using BCl 3 , HBr, Br 2 , Cl 2 , I 2 , HCl and/or HI gasses.
- Exposing at least part of the copper comprising surface layer 4 to a halogen comprising plasma may be performed with a halogen comprising plasma at a power of between 200 Watt and 1000 Watt, a pressure of between 4 mTorr (0.53 Pa) and 80 mTorr (10.67 Pa) and a flow rate of between 50 sccm and 500 sccm, for example a plasma at 600 Watt and 10 mTorr (1.33 Pa) may be used.
- the copper halide surface layer 5 i.e. a surface layer comprising a copper halide compound, e.g. a copper halide compound different from a copper fluoride compound, is removed by exposing the copper halide surface layer 5 to a photon comprising ambient 6 , thereby initiating formation of volatile copper halide products 8 .
- exposing the copper halide surface layer 5 to a photon comprising ambient 6 may be performed by exposing the copper halide surface layer 5 to a He, Ar or H comprising plasma.
- the copper halide surface layer 5 may comprise Cu x Cl y and the photon comprising ambient 6 may be a He plasma.
- exposing the copper halide surface layer 5 to the photon comprising ambient 6 may be performed at a power of 1000 Watt and a pressure of 30 mTorr (4 Pa) with or without the use of substrate bias.
- the exposure time period is dependent on the amount of copper to be removed and/or on the dimensions of the structures to be patterned.
- the copper halide surface layer 5 may comprise Cu x Br y and the photon comprising ambient 6 may be a He plasma.
- exposing the copper halide surface layer 5 to a photon comprising ambient 6 may be performed at a power of 1000 Watt and a pressure of 80 mTorr (10.67 Pa) without substrate bias.
- the exposure time period is dependent on the amount of copper to be removed and/or the dimensions of the structures to be patterned.
- the copper halide surface layer 5 may comprise Cu x I y and the photon comprising ambient 6 may be a He plasma.
- exposing the copper halide surface layer 5 to a photon comprising ambient 6 may be performed at a power of 1000 Watt and a pressure of 80 mTorr (10.67 Pa) without substrate bias.
- the exposure time period is dependent on the amount of copper to be removed and/or the dimensions of the structures to be patterned.
- FIG. 2 schematically illustrates the desorption induced by electronic transitions (DIET) mechanism to obtain photon induced copper desorption according to according to preferred embodiments.
- DIET electronic transitions
- converting at least part of the copper comprising surface layer 4 into a copper halide surface layer 5 and exposing the copper halide surface layer 5 to a photon comprising ambient 6 may be performed simultaneously. At least part of the copper comprising surface layer 4 may be converted to a copper halide surface layer 5 by exposure to a halogen comprising plasma (indicated by arrow with reference number 7 in FIG. 1 ). By simultaneously exposing the copper halide surface layer 5 to a photon comprising ambient 6 , formation of volatile copper halide products 8 is initiated (indicated by arrow with reference number 9 ). By continuously removing the volatile copper halide products 8 from the reaction chamber (indicated by arrow with reference number 10 in FIG. 1 ) during exposure of the copper halide surface layer 5 to the photon comprising ambient 6 , saturation of the volatile copper halide products 8 in the reaction chamber is avoided such that re-deposition of these copper halide products 8 onto the substrate 1 is prevented.
- Removal of the volatile copper halide products 8 in preferred embodiments is such that no saturation levels are reached, because in that case the volatile copper halide products 8 can be re-deposited onto the copper surface which preferably has to be avoided.
- the maximum allowable concentration of the volatile copper halide products 8 in the reaction chamber can be derived from the following equation:
- S is the saturation ratio of the gas phase in the reaction chamber
- P a is the real partial pressure of the volatile copper halide products 8 in the reaction chamber
- P e the theoretical equilibrium partial pressure of volatile copper halide products 8 at a given pressure and temperature.
- the partial pressure of the volatile copper halide products 8 in the reaction chamber can be influenced by the incoming gas flow(s) in the reaction chamber (e.g. He gas flow).
- the following equation [2] describes the relationship of the incoming gas flow on the actual concentration of gasses in the reaction chamber at a given pressure and temperature:
- D 0 , T 0 , P 0 are respectively the gas flow, temperature (25° C.) and pressure (1 atm) of the incoming gas (He) and D, T en P the actual flow, temperature and pressure in the reaction chamber.
- the substrate 1 is kept at low temperature, special attention has to be paid to the removal of volatile copper halide products 8 out of the reaction chamber.
- the incoming gas flow rate is correlated to the exhaust flow rate.
- the incoming gas flow for He may be e.g. higher than 250 sccm at the standard operation pressure (5 mTorr (0.67 Pa) up to 80 mTorr (10.67 Pa)).
- the volatile copper halide products 8 may be removed from the reaction chamber through the exhaust.
- FIG. 3 schematically illustrates in more detail the exposure of the copper halide surface layer 5 to the photon comprising ambient 6 .
- This exposure results in formation 9 of volatile copper halide products 8 , in the example given CuCl, which can, upon saturation of these volatile copper halide products 8 in the reaction chamber, be re-deposited (indicated by arrow with reference number 11 in FIG. 3 ) onto the substrate 1 . Therefore, and as described above, the volatile copper halide products 8 , in preferred embodiments, may be removed from the reaction chamber during exposure of the copper halide surface layer 5 to the photon comprising ambient 6 to avoid saturation of the volatile copper halide products 8 in the reaction chamber.
- the method according to preferred embodiments can, for example, be used for patterning a copper comprising layer.
- the method according to preferred embodiments may be used for patterning interconnect structures in a copper comprising layer of semiconductor devices.
- FIGS. 4A to 4F illustrate different processing steps in a method for patterning a copper comprising layer using a method according to preferred embodiments to remove (etch) part of the copper comprising layer. It has to be understood that this example is only for the purpose of illustration and is not intended to limit the preferred embodiments in any way. According to other embodiments, the method may furthermore comprise other steps, or may comprise a different sequence of steps.
- a substrate 1 may be provided with a protecting layer 2 and a barrier layer 3 .
- the substrate 1 may be any suitable substrate 1 .
- the protecting layer 2 may, for example, be a SiO 2 layer, and may, for example, have a thickness of 500 nm.
- the barrier layer 3 may, for example, be a TaN, TiN, TaN/TiN or SiC layer and may have a thickness in the range of, for example, 10 nm to 20 nm. It has to be noted that the provision of a protecting layer 2 and a barrier layer 3 is optional. According to other preferred embodiments, only one of a protecting layer 2 or a barrier layer 3 may be present. According to still further embodiments, however, none of these layers 2 , 3 may be present.
- the copper comprising surface layer 4 may, for example, be deposited by known deposition techniques such as Plasma Vapor Deposition (PVD) or Electrochemical Deposition (ECD) or electroless plating.
- the copper comprising surface layer 4 may, for example, have a thickness between 200 nm and 1000 nm. However, according to preferred embodiments the copper comprising surface layer 4 may also have a thickness of larger than 1000 nm.
- the initial thickness of the copper comprising surface layer 4 i.e. the thickness of the copper comprising surface layer 4 before patterning may be dependent on the application. For example, when the copper comprising layer has to be patterned to form interconnect structures such as trenches or vias in a semiconductor device, the thickness of the copper comprising surface layer 4 may be between 1 nm to 10000 nm.
- a sacrificial pattern may first be provided onto the copper comprising surface layer 4 .
- the sacrificial pattern may be provided on top of the copper comprising surface layer 4 such that some parts of the copper comprising surface layer 4 are exposed and other parts of the copper comprising surface layer 4 are covered by the sacrificial pattern. Therefore, a sacrificial layer 12 may be provided, e.g. deposited on top of the copper comprising surface layer 4 (see FIG. 4B ) and holes or openings 13 may the be formed in this sacrificial layer 12 to form the sacrificial pattern 14 (see FIG. 4C ).
- the sacrificial layer 12 may, for example, comprise one or more photosensitive layers (resist) or a combination of photosensitive layers (resist) and commonly used hardmask layers such as e.g. SiO x .
- the sacrificial pattern 14 may be a dummy pattern or, in other words, may be a sacrificial pattern that may be removed after copper etching.
- the sacrificial pattern 14 may be a permanent pattern that will not be removed afterwards. The permanent pattern can then, for example, be used as a barrier material.
- the non-covered parts of the copper comprising surface layer 4 are converted into a copper halide surface layer 5 (see FIG. 5 ), i.e. a surface layer comprising a copper halide compound, e.g. a copper halide compound different from a copper fluoride compound.
- a copper halide compound e.g. a copper halide compound different from a copper fluoride compound.
- These converted parts are then exposed to a photon comprising ambient 6 to make the copper halide compound volatile at room temperature.
- these two steps may be performed simultaneously in a same reaction chamber. However, this is only an example and is not intended to limit the preferred embodiments in any way. As already mentioned above, these two steps may also be performed subsequently and/or in different reaction chambers.
- converting the copper comprising surface layer 4 into a copper halide surface layer 5 and exposing these converted parts to a photon comprising ambient 6 may be done by exposing these parts to a halogen comprising ambient, e.g. chloride or bromide comprising ambient, in which a photon inducing compound is present e.g. originating from a He, Ar or H 2 plasma (indicated with reference number 15 in FIG. 5 and in FIG. 4D ).
- the ambient 15 may furthermore comprise inert compounds and/or compounds such as fluorocarbon based compounds (e.g. CF 4 ) to obtain passivation 16 (e.g. sidewall and/or bottom wall passivation) during etching as shown in FIG. 5 .
- the copper comprising surface layer 4 may, before exposing to the halogen comprising ambient (plasma) 15 , first be cleaned to remove possible contaminants.
- the contaminant is, for example, CuO x , a H 2 or N 2 plasma may be used.
- FIG. 6 illustrates gas pressure of a He gas during exposure of the copper halide surface layer.
- the removal (etch) rate can be increased.
- Lower He gas pressures in the range of 80 mTorr (10.67 Pa) He down to 20 mTorr (2.66 Pa) (see three bars at the left hand side of FIG. 6 )) may lead to more efficient removal (etching) of copper halide products 8 which is illustrated in FIG. 6 as weight loss of copper. Too low gas pressure however, e.g.
- efficient removal (etching) of copper from a copper comprising surface layer can be obtained by good control of the partial pressure of halogenated copper products as well as (or in other words in combination with) the kind, intensity and/or power of the plasma and more specifically of the intensity of the photons in the plasma.
- the conditions of the plasma may further depend on the surface area of the copper comprising surface layer to be etched.
- FIG. 4E illustrates the copper comprising structures 17 obtained after etching the copper comprising surface layer 4 using a method according to preferred embodiments.
- These copper comprising structures 17 may, for example, be used to define interconnect structures in Back-End-of-Line (BEOL) processing of a semiconductor device.
- BEOL Back-End-of-Line
- the sacrificial pattern 14 may be removed (see FIG. 4F ). Removal of the sacrificial pattern 14 may be performed by any suitable technique known by a person skilled in the art. It has to be noted that, as already above, according to other preferred embodiments, the sacrificial pattern 14 does not have to be removed. According to these embodiments, the pattern 14 may then serve as e.g. a barrier layer.
- the method described above for etching or patterning of a copper comprising layer may, for example, be performed in a Lam Versys 2300 generation (ICP plasma etcher) etch chamber.
- the pressure in the plasma chamber may be in the range of between 5 mTorr (0.67 Pa) and 80 mTorr (10.67 Pa) to obtain removal of copper using the method of the preferred embodiments.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Plasma & Fusion (AREA)
- Chemical & Material Sciences (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Drying Of Semiconductors (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Inorganic Fibers (AREA)
- ing And Chemical Polishing (AREA)
Abstract
Description
- This application claims the benefit under 35 U.S.C. § 119(e) of U.S. Provisional Application No. 61/050,848 filed on May 6, 2008, U.S. Provisional Application No. 60/970,844 filed on Sep. 7, 2007, and U.S. Provisional Application No. 60/948,129 filed on Jul. 5, 2007, the disclosures of which are hereby expressly incorporated by reference in their entirety and are hereby expressly made a portion of this application.
- The present invention relates to the removal or etching of copper from a substrate. More particular, the present invention relates to the removal or etching of copper from a substrate comprising at least a copper comprising surface layer by using a photon comprising ambient.
- In the field of semiconductor processing, typically damascene processes are used to form copper-based interconnects. In damascene processes, trenches are etched in low dielectric constant materials and these trenches are then subsequently filled up to create the copper interconnects. However, nowadays feature sizes are more and more shrinking through which this approach becomes more and more challenging.
- First, there are issues related to etching of low-k materials. During etching such materials may be damaged through which the k-value of the material may increase, also referred to as low-k damage. The same applies for photoresist removal after the etch process, which is also known to produce low-k damage. According to the damascene process, subsequent to the etching process, the trenches are coated with a barrier layer and filled with copper. This filling procedure is difficult in the sense that bottom-up filling is required to obtain complete filling of the trenches and that large grains are desired for low resistivity and optimal electromigration properties. A further issue is the performance of chemical mechanical polishing (CMP) of the copper with all its inherent problems as known by a person skilled in the art.
- An alternative to the damascene process is the classical pathway as was used before for aluminium as an interconnect material. When applying this process in the formation of copper interconnections, this requires copper films to be patterned. Dry etching of copper could overcome these problems since in that case the low-k materials do not have to be etched and copper does not have to be planarized. Moreover, etched copper lines may have a lower resistivity and improved electromigration resistance compared to those developed using a damascene process. This is mostly because the grain growth of copper, when deposited on a flat surface, is not obstructed like it is in narrow trenches in a damascene approach. The resulting larger grain size may lead to less scattering of electrons at grain boundaries.
- Because of the above, there is a need to explore the possibilities of dry etching of a copper layer. Up to now, dry etching of copper was hardly impossible because high temperatures of up to 200° C. were needed to make copper chloride (CuxCly) or copper bromide (CuxBry) volatile. At such high temperatures it is impossible to realize anisotropic etching of narrow structures in the nanometre dimensions. To avoid high temperature etching, attempts were done in the prior art in which first copper is converted into halogenated copper, also referred to as a copper halide (CuxCly and/or CuxBry) by exposing it to a Cl2 of HBr plasma at low temperatures (60° C.) [Kuo et al., Applied Physics Letters, Vol. 78, No. 7, pages 1002-1004, 2001]. In a second step, the copper halide is then removed using a wet removal step (e.g. a 5% HCl solution). This low temperature method is however unsuitable and not accurate enough to pattern structures with nanometer dimensions. The conversion of copper into CuxCly and/or CuxBry happens very fast and thick layers of CuxCly and/or CuxBry can be formed. Furthermore, copper seems to diffuse very fast through CuxCly and/or CuxBry such that anisotropical etching becomes impossible. Another approach shown in literature [U.S. Pat. No. 5,221,426] is the etching of copper using powerful laser beams leading to local volatilization of copper species. However, this method also leads to unwanted heat generation.
- It is an object of preferred embodiments to provide a method for removing at least part of a copper comprising layer from a substrate, the substrate comprising at least a copper comprising surface layer.
- The above objective is accomplished by a method according to preferred embodiments.
- In a first aspect, preferred embodiments provide a method for removing at least part of a copper comprising layer from a substrate, the substrate comprising at least a copper comprising surface layer. The method comprises:
- in a first reaction chamber converting at least part of the copper comprising surface layer into a copper halide surface layer, i.e. a surface layer comprising a copper halide compound, e.g. a copper halide compound different from a copper fluoride compound,
- in a second reaction chamber removing at least part of the copper halide surface layer by exposing it to a photon comprising ambient, thereby initiating formation of volatile copper halide products, and
- during exposure to the photon comprising ambient, removing the volatile copper halide products from the second reaction chamber to avoid saturation of the volatile copper halide products in the second reaction chamber.
- According to preferred embodiments, the first and second reaction chamber may be the same. According to other preferred embodiments, the first and second reaction chambers may be different.
- A method according to preferred embodiments may be used to pattern copper comprising layers. For example, a method according to preferred embodiments may be used to form copper comprising interconnect structures in a semiconductor device.
- According to preferred embodiments a copper comprising layer refers to a layer comprising between 10 atomic % and 100 atomic % copper. According to preferred embodiments, a copper comprising layer may refer to a layer comprising at least between 10 atomic % and 50% atomic % copper.
- Removing the volatile copper halide products from the reaction chamber is to avoid saturation of the volatile copper halide product in the reaction chamber. In other words, the partial pressure of the halogenated products in preferred embodiments is such that no saturation is reached. The intensity of the plasma to initiate the volatilisation of the copper halide from the surface may be in the mW/cm2 range. The intensity of the plasma can be tuned by the applied power and pressure. Volatilization of copper halides is already possible using a He, Ar or H comprising plasma having a power in the range of between 300 Watt and 1000 Watt at a pressure in the range of between 5 mTorr (0.67 Pa) and 80 mTorr (10.67 Pa).
- It is an advantage of methods according to preferred embodiments that it uses photon induced reactions and that it can be used at low temperatures. It is an advantage of methods according to preferred embodiments that it does not require the use of high temperatures, e.g. higher than 150° C., to remove at least part of the copper layer. A method according to preferred embodiments may be performed at a temperature of between 20° C. and 80° C.
- According to preferred embodiments, converting at least part of the copper comprising surface layer into a copper halide surface layer may be performed by exposing at least part of the copper comprising surface layer to a halogen comprising gas such as e.g. a BCl3, HBr, Br2, Cl2, I2, HCl and/or HI gas.
- According to other preferred embodiments, converting at least part of the copper comprising surface layer into a copper halide surface layer may be performed by exposing at least part of the copper comprising surface layer to a halogen comprising plasma. The halogen comprising plasma may, for example, be a Br, I and/or Cl comprising plasma. The halogen comprising plasma may, for example, be formed in a reactive ion etching chamber using BCl3, HBr, Br2, Cl2, I2, HCl and/or HI gasses.
- Exposing at least part of the copper comprising surface layer to a halogen comprising plasma may be performed with a halogen comprising plasma at a power of between 200 Watt and 1000 Watt, a pressure of between 4 mTorr (0.53 Pa) and 80 mTorr (10.67 Pa) and a flow of between 50 sccm and 500 sccm, for example a plasma at a power of 600 Watt and a pressure of 10 mTorr (1.33 Pa) may be used.
- According to preferred embodiments, exposing the copper halide surface layer to a photon comprising ambient may be performed by exposing the copper halide surface layer to a He, Ar or H comprising plasma.
- According to preferred embodiments, the copper halide surface layer may comprise CuxCly and the photon comprising ambient may be a He plasma, and exposing the copper halide surface layer to a photon comprising ambient may be performed at a power of 1000 Watt and a pressure of 30 mTorr (4 Pa), with or without the use of substrate bias. The exposure time period is dependent on the amount of copper to be removed (or dimensions of the structures to be patterned).
- According to other preferred embodiments, the copper halide surface layer may comprise CuxBry and the photon comprising ambient may be a He plasma, and exposing the copper halide surface layer to a photon comprising ambient may be performed at a power of 1000 Watt and a pressure of 80 mTorr (10.67 Pa), preferably without substrate bias. The exposure time period is dependent on the amount of copper to be removed (or dimensions of the structures to be patterned).
- According to still further preferred embodiments, the copper halide surface layer may comprise CuxIy and the photon comprising ambient may be a He plasma, and exposing the copper halide surface layer to a photon comprising ambient may be performed at a power of 1000 Watt and a pressure of 80 mTorr (10.67 Pa), preferably without substrate bias. The exposure time period is dependent on the amount of copper to be removed (or dimensions of the structures to be patterned).
- According to preferred embodiments converting at least part of the copper comprising surface layer into a copper halide surface layer, also referred to as halogenation, and exposing the copper halide surface layer to a photon comprising ambient may be performed simultaneously in a same reaction chamber. For example, the simultaneous reaction may be performed in a reactive ion etching chamber in which a plasma is present that comprises at least a halogen compound and a photon inducing compound e.g. originating from a He, Ar or H plasma. According to the present example, the plasma may comprise as main compounds He, Ar and/or H (more than 90%) and may furthermore comprise halogen compounds. The amount of halogen compounds in the plasma (e.g. Cl, Br and/or I radicals and ions) may be in the range of a few percentages of the total plasma composition. The plasma may furthermore comprise inert compounds and/or compounds such as fluorocarbon based compounds (e.g. originating from CF4) to obtain passivation (e.g. sidewall passivation) removal of the copper from the substrate.
- The method may comprise providing a substrate comprising at least a copper comprising surface layer. Providing such a substrate may be performed by:
- providing a substrate, and
- depositing a copper comprising surface layer onto the substrate.
- According to preferred embodiments, depositing a copper comprising surface layer onto the substrate may, for example, be performed by electrochemical plating (ECP) or Physical Vapour Deposition (PVD). An extra annealing step may be performed on the deposited copper layer in order to recrystallize the copper to obtain larger grains.
- An advantage of first depositing a copper comprising layer and then etching interconnect structures into the copper comprising layer is the fact that these copper interconnect structures have much bigger grains and hence less grain boundaries compared to copper interconnect structures obtained using damascene technology.
- According to preferred embodiments, the method may furthermore comprise, before providing a copper comprising surface layer, providing a protecting layer and/or a barrier layer onto the substrate. The barrier layer may be used to avoid diffusion of copper into the substrate. According to preferred embodiments, the method may comprise providing one of a protective layer or a barrier layer. According to other preferred embodiments, the method may comprise providing both a protective layer and a barrier layer.
- The method may furthermore comprise, before converting at least part of the copper comprising surface layer into a copper halide surface layer, providing a lithographic pattern onto the copper comprising surface layer.
- Providing a pattern onto the copper surface layer may be performed by:
- providing a layer of material, e.g. a photosensitive lithographic layer (e.g. resist), onto the copper comprising surface layer, and
- patterning the layer of photosensitive material by lithographic patterning to create at least one hole in the layer.
- According to preferred embodiments, the method may furthermore comprise, after provision of a pattern onto the copper comprising surface layer and removing at least part of the copper comprising layer, removing the photosensitive layer.
- The method may furthermore comprise, before converting at least part of the copper comprising surface layer into a copper halide surface layer, cleaning the substrate. Cleaning may, for example, be done by using a H2 or N2 plasma.
- In a further aspect, use of a method according to preferred embodiments for patterning a copper comprising layer is provided. According to preferred embodiments the patterning of the copper layer may be used to define interconnect structures in the copper layer, the interconnect structures can be either trenches or vias. After patterning the interconnect structures, a dielectric layer may be deposited onto the interconnect structures.
- Particular and preferred aspects are set out in the accompanying independent and dependent claims. Features from the dependent claims may be combined with features of the independent claims and with features of other dependent claims as appropriate and not merely as explicitly set out in the claims.
- Although there has been constant improvement, change and evolution of devices in this field, the present concepts are believed to represent substantial new and novel improvements, including departures from prior practices, resulting in the provision of more efficient, stable and reliable devices of this nature.
- The above and other characteristics, features and advantages of the present invention will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, which illustrate, by way of example, the principles of the invention. This description is given for the sake of example only, without limiting the scope of the invention. The reference figures quoted below refer to the attached drawings.
- All figures are intended to illustrate some aspects and preferred embodiments. The figures are depicted in a simplified way for reason of clarity.
- Not all alternatives and options are shown and therefore the invention is not limited to the content of the given drawings. Like numerals are employed to reference like parts in the different figures.
-
FIG. 1 illustrates the principle of a method according to preferred embodiments. -
FIG. 2 schematically illustrates the desorption induced by electronic transition (DIET) mechanisms to achieve the photon induced copper desorption according to according to preferred embodiments. -
FIG. 3 illustrates formation of volatile copper halide product and the possibility of re-deposition of these copper halide product onto the substrate. -
FIGS. 4A to 4F illustrate an example of the use of a method according to preferred embodiments. -
FIG. 5 illustrates passivation of a trench during use of a method according to preferred embodiments. -
FIG. 6 illustrates wafer loss (loss of CuxCly due to volatilization of CuxCly) during exposure of a CuxCly layer to a halogen comprising plasma as a function of the partial pressure of He in the plasma chamber. - The present invention will be described with respect to particular embodiments and with reference to certain drawings but the invention is not limited thereto but only by the claims. The drawings described are only schematic and are non-limiting. In the drawings, the size of some of the elements may be exaggerated and not drawn on scale for illustrative purposes. The dimensions and the relative dimensions do not correspond to actual reductions to practice of the invention.
- Moreover, the term top and the like in the description and the claims are used for descriptive purposes and not necessarily for describing relative positions. It is to be understood that the terms so used are interchangeable under appropriate circumstances and that the preferred embodiments described herein are capable of operation in other orientations than described or illustrated herein.
- It is to be noticed that the term “comprising”, used in the claims, should not be interpreted as being restricted to the means listed thereafter; it does not exclude other elements or steps. It is thus to be interpreted as specifying the presence of the stated features, integers, steps or components as referred to, but does not preclude the presence or addition of one or more other features, integers, steps or components, or groups thereof. Thus, the scope of the expression “a device comprising means A and B” should not be limited to devices consisting only of components A and B. It means that with respect to the present invention, the only relevant components of the device are A and B.
- Reference throughout this specification to “one embodiment” or “an embodiment” means that a particular feature, structure or characteristic described in connection with the embodiment is included in at least one embodiment of the present invention. Thus, appearances of the phrases “in one embodiment” or “in an embodiment” in various places throughout this specification are not necessarily all referring to the same embodiment, but may. Furthermore, the particular features, structures or characteristics may be combined in any suitable manner, as would be apparent to one of ordinary skill in the art from this disclosure, in one or more embodiments.
- Similarly it should be appreciated that in the description of exemplary preferred embodiments, various features of the invention are sometimes grouped together in a single embodiment, figure, or description thereof for the purpose of streamlining the disclosure and aiding in the understanding of one or more of the various inventive aspects. This method of disclosure, however, is not to be interpreted as reflecting an intention that the claimed invention requires more features than are expressly recited in each claim. Rather, as the following claims reflect, inventive aspects lie in less than all features of a single foregoing disclosed embodiment. Thus, the claims following the detailed description are hereby expressly incorporated into this detailed description, with each claim standing on its own as a separate embodiment of this invention.
- Furthermore, while some embodiments described herein include some but not other features included in other embodiments, combinations of features of different embodiments are meant to be within the scope of the invention, and form different embodiments, as would be understood by those in the art. For example, in the following claims, any of the claimed embodiments can be used in any combination.
- In the description provided herein, numerous specific details are set forth. However, it is understood that preferred embodiments may be practiced without these specific details. In other instances, well-known methods, structures and techniques have not been shown in detail in order not to obscure an understanding of this description.
- The following term is provided solely to aid in the understanding of the invention.
- The term “pattern” as referred to in the claims and the description is used to define structures (e.g. vias, trenches, and the like) in a layer deposited onto a substrate, e.g. a wafer substrate. The patterns are formed on the wafer substrates using patterning tools known by a person skilled in the art as a combination of lithography techniques (photolithography and e-beam lithography) and etching techniques (such as reactive ion etching (RIE)).
- The invention will now be described by a detailed description of several preferred embodiments. It is clear that other preferred embodiments can be configured according to the knowledge of persons skilled in the art without departing from the true spirit or technical teaching of the invention as defined by the appended claims.
- A method is provided for removing at least part of a copper comprising layer from a substrate, the substrate comprising at least a copper comprising surface layer. The method comprises:
- in a first reaction chamber converting at least part of the copper comprising surface layer into a copper halide surface layer, i.e. a surface layer comprising a copper halide compound, e.g. a copper halide compound different from a copper fluoride compound,
- in a second reaction chamber removing at least part of the copper halide surface layer, i.e. a surface layer comprising a copper halide compound, e.g. a copper halide compound different from a copper fluoride compound, by exposing it to a photon comprising ambient, thereby initiating formation of volatile copper halide products, and
- during exposure to the photon comprising ambient, removing the volatile copper halide products from the second reaction chamber so as to avoid saturation of the volatile copper halide products in the second reaction chamber, thereby preventing re-deposition of the volatile copper halide products onto the substrate.
- According to preferred embodiments, the first and second reaction chamber may be the same. In other words, according to preferred embodiments, converting at least part of the copper comprising surface layer into a copper halide surface layer and removing at least part of the copper halide surface layer may be performed in a same reaction chamber. According to these embodiments, converting at least part of the copper comprising surface layer into a copper halide surface layer and removing at least part of the copper halide surface layer may be performed simultaneously or in subsequent steps. According to other preferred embodiments, the first and second reaction chambers may be different. In other words, according to these embodiments, converting at least part of the copper comprising surface layer into a copper halide surface layer and removing at least part of the copper halide surface layer may be performed in different reaction chambers.
- According to preferred embodiments a copper comprising layer refers to a layer comprising between 10 atomic % and 100 atomic % copper. According to preferred embodiments, a copper comprising layer comprising layer may refer to a layer comprising at least between 10 atomic % and 50% atomic % copper.
- Removing the volatile copper halide products from the reaction chamber is to avoid saturation of the volatile copper halide product in the reaction chamber. In other words, in preferred embodiments the partial pressure of the halogenated products is such that no saturation is reached. The intensity of the plasma to initiate the volatilisation of the copper halide from the surface may be in the mW/cm2 range. The intensity of the plasma can be tuned by the applied power and pressure. Volatilization of copper halides is already possible using a He, Ar or H comprising plasma having a power in the range of between 300 Watt and 1000 Watt at a pressure in the range of between 5 mTorr (0.67 Pa) and 80 mTorr (10.67 Pa) (see further).
- It is an advantage of a method according to preferred embodiments that it does not require high temperatures, e.g. temperatures of higher than 150° C., to remove the copper halide compound of the copper halide surface layer or in other words to form volatile copper halide products.
- A method according to preferred embodiments may be used to pattern copper comprising layers. For example, a method according to preferred embodiments may be used to form copper comprising interconnect structures in a semiconductor device.
- According to preferred embodiments and as already mentioned above, converting at least part of the copper comprising surface layer into a copper halide surface layer and exposing the copper halide surface layer to a photon comprising ambient to initiate formation of volatile copper halide products may be performed simultaneously in a same reaction chamber, e.g. in a reactive ion etching chamber. The simultaneous reaction can be performed in a reactive ion etching chamber in which the plasma comprises at least a halogen compound to perform the conversion of copper into a copper halide compound and a photon inducing compound e.g. originating from a He, Ar or H2 plasma to make the copper halide compound volatile. The plasma may further comprise inert compounds and/or compounds such as fluorocarbon based compounds (e.g. CF4) to obtain passivation (e.g. sidewall passivation) during etching.
- In the following description, removal of copper from the substrate may also be referred to as etching of the copper comprising surface layer.
-
FIG. 1 illustrates a method for removal of copper from a copper comprising layer on asubstrate 1, the substrate comprising at least a copper comprisingsurface layer 4. According to preferred embodiments, thesubstrate 1 may be any suitable substrate. In preferred embodiments, the term “substrate” may include any underlying material or materials that may be used, or upon which a device, a circuit or an epitaxial layer may be formed. In other alternative embodiments, this “substrate” may include a semiconductor substrate such as e.g. doped silicon, a gallium arsenide (GaAs), a gallium arsenide phosphide (GaAsP), an indium phosphide (InP), a germanium (Ge), or a silicon germanium (SiGe) substrate. The “substrate” may include for example, an insulating layer such as a SiO2 or a Si3N4 layer in addition to a semiconductor substrate portion. Thus, the term substrate also includes silicon-on-glass, silicon-on sapphire substrates. The term “substrate” is thus used to define generally the elements for layers that underlie a layer or portions of interest. Also, the “substrate” may be any other base on which a layer is formed, for example a glass or copper layer. An example of asuitable substrate 1 which may be used with preferred embodiments may be a Si wafer. For example, thesubstrate 1 may be a 200 mm Si wafer onto which a copper comprisingsurface layer 4 is provided by e.g. electrochemical deposition. During deposition, the wafer temperature may be around 60° C. According to still further preferred embodiments, thesubstrate 1 may be a bulk copper substrate. - According to preferred embodiments, in between the
substrate 1 and the copper comprisingsurface layer 4, optionally aprotecting layer 2 and/or abarrier layer 3 may be present. The protectinglayer 2 may, for example, be a SiO2 layer, and may, for example, have a thickness of 500 nm. Thebarrier layer 3 may, for example, be a TaN, TiN, TaN/TiN or SiC layer and may have a thickness in the range of, for example, 10 nm to 20 nm. Thebarrier layer 3 may be used to avoid diffusion of copper into thesubstrate 1. It has to be noted that, according to preferred embodiments and as illustrated inFIG. 1 , both aprotecting layer 2 and abarrier layer 3 may be provided. According to other preferred embodiments, only one of aprotecting layer 2 or abarrier layer 3 may be provided. According to still other embodiments, none of theselayers - The method according to preferred embodiments may comprise in a first step converting at least part of the copper comprising
surface layer 4 into a copperhalide surface layer 5, i.e. a surface layer comprising a copper halide compound, e.g. a copper halide compound different from a copper fluoride compound. Examples of such copper halide compounds may be CuxCly or CuxBry. According to preferred embodiments, converting at least part of the copper comprisingsurface layer 4 into a copperhalide surface layer 5 may be performed by exposing at least part of the copper comprisingsurface layer 4 to a halogen comprising gas such as e.g. a BCl3, HBr, Br2, Cl2, I2, HCl and/or HI gas. According to other preferred embodiments, converting at least part of the copper comprisingsurface layer 4 into a copperhalide surface layer 5 may be performed by exposing at least part of the copper comprisingsurface layer 4 to a halogen comprising plasma. The halogen comprising plasma may be formed in a reactive ion etching chamber using BCl3, HBr, Br2, Cl2, I2, HCl and/or HI gasses. Exposing at least part of the copper comprisingsurface layer 4 to a halogen comprising plasma may be performed with a halogen comprising plasma at a power of between 200 Watt and 1000 Watt, a pressure of between 4 mTorr (0.53 Pa) and 80 mTorr (10.67 Pa) and a flow rate of between 50 sccm and 500 sccm, for example a plasma at 600 Watt and 10 mTorr (1.33 Pa) may be used. - In a next step, at least part of the copper
halide surface layer 5, i.e. a surface layer comprising a copper halide compound, e.g. a copper halide compound different from a copper fluoride compound, is removed by exposing the copperhalide surface layer 5 to a photon comprising ambient 6, thereby initiating formation of volatilecopper halide products 8. According to preferred embodiments, exposing the copperhalide surface layer 5 to a photon comprising ambient 6 may be performed by exposing the copperhalide surface layer 5 to a He, Ar or H comprising plasma. According to preferred embodiments, the copperhalide surface layer 5 may comprise CuxCly and the photon comprising ambient 6 may be a He plasma. According to these embodiments, exposing the copperhalide surface layer 5 to the photon comprising ambient 6 may be performed at a power of 1000 Watt and a pressure of 30 mTorr (4 Pa) with or without the use of substrate bias. The exposure time period is dependent on the amount of copper to be removed and/or on the dimensions of the structures to be patterned. According to other preferred embodiments, the copperhalide surface layer 5 may comprise CuxBry and the photon comprising ambient 6 may be a He plasma. According to this example, exposing the copperhalide surface layer 5 to a photon comprising ambient 6 may be performed at a power of 1000 Watt and a pressure of 80 mTorr (10.67 Pa) without substrate bias. Again, the exposure time period is dependent on the amount of copper to be removed and/or the dimensions of the structures to be patterned. According to still further preferred embodiments, the copperhalide surface layer 5 may comprise CuxIy and the photon comprising ambient 6 may be a He plasma. According to these embodiments, exposing the copperhalide surface layer 5 to a photon comprising ambient 6 may be performed at a power of 1000 Watt and a pressure of 80 mTorr (10.67 Pa) without substrate bias. The exposure time period is dependent on the amount of copper to be removed and/or the dimensions of the structures to be patterned. - The mechanism of photon induced desorption of a halogenated Cu surface most likely happens because photons from the plasma interact in such a way with the halogenated copper surface that electronic excitations are created in the surface molecules. This may lead to breaking of surface bonds and/or excited molecules being repelled from the surface. A possible potential energy diagram for such a process is illustrated in
FIG. 2 , which schematically illustrates the desorption induced by electronic transitions (DIET) mechanism to obtain photon induced copper desorption according to according to preferred embodiments. - In the example given in
FIG. 1 converting at least part of the copper comprisingsurface layer 4 into a copperhalide surface layer 5 and exposing the copperhalide surface layer 5 to a photon comprising ambient 6 may be performed simultaneously. At least part of the copper comprisingsurface layer 4 may be converted to a copperhalide surface layer 5 by exposure to a halogen comprising plasma (indicated by arrow withreference number 7 inFIG. 1 ). By simultaneously exposing the copperhalide surface layer 5 to a photon comprising ambient 6, formation of volatilecopper halide products 8 is initiated (indicated by arrow with reference number 9). By continuously removing the volatilecopper halide products 8 from the reaction chamber (indicated by arrow withreference number 10 inFIG. 1 ) during exposure of the copperhalide surface layer 5 to the photon comprising ambient 6, saturation of the volatilecopper halide products 8 in the reaction chamber is avoided such that re-deposition of thesecopper halide products 8 onto thesubstrate 1 is prevented. - Removal of the volatile
copper halide products 8 in preferred embodiments is such that no saturation levels are reached, because in that case the volatilecopper halide products 8 can be re-deposited onto the copper surface which preferably has to be avoided. The maximum allowable concentration of the volatilecopper halide products 8 in the reaction chamber can be derived from the following equation: -
- in which S is the saturation ratio of the gas phase in the reaction chamber, Pa is the real partial pressure of the volatile
copper halide products 8 in the reaction chamber and Pe the theoretical equilibrium partial pressure of volatilecopper halide products 8 at a given pressure and temperature. - The partial pressure of the volatile
copper halide products 8 in the reaction chamber can be influenced by the incoming gas flow(s) in the reaction chamber (e.g. He gas flow). The following equation [2] describes the relationship of the incoming gas flow on the actual concentration of gasses in the reaction chamber at a given pressure and temperature: -
- in which D0, T0, P0 are respectively the gas flow, temperature (25° C.) and pressure (1 atm) of the incoming gas (He) and D, T en P the actual flow, temperature and pressure in the reaction chamber. Since, according to preferred embodiments, the
substrate 1 is kept at low temperature, special attention has to be paid to the removal of volatilecopper halide products 8 out of the reaction chamber. This requires in general that the incoming gas flow rate is correlated to the exhaust flow rate. For example, the incoming gas flow for He may be e.g. higher than 250 sccm at the standard operation pressure (5 mTorr (0.67 Pa) up to 80 mTorr (10.67 Pa)). Preferably the volatilecopper halide products 8 may be removed from the reaction chamber through the exhaust. -
FIG. 3 schematically illustrates in more detail the exposure of the copperhalide surface layer 5 to the photon comprising ambient 6. This exposure results information 9 of volatilecopper halide products 8, in the example given CuCl, which can, upon saturation of these volatilecopper halide products 8 in the reaction chamber, be re-deposited (indicated by arrow withreference number 11 inFIG. 3 ) onto thesubstrate 1. Therefore, and as described above, the volatilecopper halide products 8, in preferred embodiments, may be removed from the reaction chamber during exposure of the copperhalide surface layer 5 to the photon comprising ambient 6 to avoid saturation of the volatilecopper halide products 8 in the reaction chamber. - The method according to preferred embodiments can, for example, be used for patterning a copper comprising layer. For example, the method according to preferred embodiments may be used for patterning interconnect structures in a copper comprising layer of semiconductor devices.
-
FIGS. 4A to 4F illustrate different processing steps in a method for patterning a copper comprising layer using a method according to preferred embodiments to remove (etch) part of the copper comprising layer. It has to be understood that this example is only for the purpose of illustration and is not intended to limit the preferred embodiments in any way. According to other embodiments, the method may furthermore comprise other steps, or may comprise a different sequence of steps. - In a first step, a
substrate 1 may be provided with aprotecting layer 2 and abarrier layer 3. As described earlier, thesubstrate 1 may be anysuitable substrate 1. The protectinglayer 2 may, for example, be a SiO2 layer, and may, for example, have a thickness of 500 nm. Thebarrier layer 3 may, for example, be a TaN, TiN, TaN/TiN or SiC layer and may have a thickness in the range of, for example, 10 nm to 20 nm. It has to be noted that the provision of aprotecting layer 2 and abarrier layer 3 is optional. According to other preferred embodiments, only one of aprotecting layer 2 or abarrier layer 3 may be present. According to still further embodiments, however, none of theselayers - On top of the barrier layer 3 a copper comprising
surface layer 4 is provided (seeFIG. 4A ). The copper comprisingsurface layer 4 may, for example, be deposited by known deposition techniques such as Plasma Vapor Deposition (PVD) or Electrochemical Deposition (ECD) or electroless plating. The copper comprisingsurface layer 4 may, for example, have a thickness between 200 nm and 1000 nm. However, according to preferred embodiments the copper comprisingsurface layer 4 may also have a thickness of larger than 1000 nm. The initial thickness of the copper comprisingsurface layer 4, i.e. the thickness of the copper comprisingsurface layer 4 before patterning may be dependent on the application. For example, when the copper comprising layer has to be patterned to form interconnect structures such as trenches or vias in a semiconductor device, the thickness of the copper comprisingsurface layer 4 may be between 1 nm to 10000 nm. - To pattern the copper comprising
surface layer 4, a sacrificial pattern may first be provided onto the copper comprisingsurface layer 4. The sacrificial pattern may be provided on top of the copper comprisingsurface layer 4 such that some parts of the copper comprisingsurface layer 4 are exposed and other parts of the copper comprisingsurface layer 4 are covered by the sacrificial pattern. Therefore, asacrificial layer 12 may be provided, e.g. deposited on top of the copper comprising surface layer 4 (seeFIG. 4B ) and holes oropenings 13 may the be formed in thissacrificial layer 12 to form the sacrificial pattern 14 (seeFIG. 4C ). This may be done by means of any suitable method, for example, a combination of lithographic patterning and etching as known by a person skilled in the art. Thesacrificial layer 12 may, for example, comprise one or more photosensitive layers (resist) or a combination of photosensitive layers (resist) and commonly used hardmask layers such as e.g. SiOx. According to preferred embodiments, thesacrificial pattern 14 may be a dummy pattern or, in other words, may be a sacrificial pattern that may be removed after copper etching. Alternatively thesacrificial pattern 14 may be a permanent pattern that will not be removed afterwards. The permanent pattern can then, for example, be used as a barrier material. - In a next step which is illustrated in
FIG. 4D , the non-covered parts of the copper comprisingsurface layer 4 are converted into a copper halide surface layer 5 (seeFIG. 5 ), i.e. a surface layer comprising a copper halide compound, e.g. a copper halide compound different from a copper fluoride compound. These converted parts are then exposed to a photon comprising ambient 6 to make the copper halide compound volatile at room temperature. According to the present example, these two steps may be performed simultaneously in a same reaction chamber. However, this is only an example and is not intended to limit the preferred embodiments in any way. As already mentioned above, these two steps may also be performed subsequently and/or in different reaction chambers. According to the present example, converting the copper comprisingsurface layer 4 into a copperhalide surface layer 5 and exposing these converted parts to a photon comprising ambient 6 (seeFIG. 5 ) may be done by exposing these parts to a halogen comprising ambient, e.g. chloride or bromide comprising ambient, in which a photon inducing compound is present e.g. originating from a He, Ar or H2 plasma (indicated withreference number 15 inFIG. 5 and inFIG. 4D ). The ambient 15 may furthermore comprise inert compounds and/or compounds such as fluorocarbon based compounds (e.g. CF4) to obtain passivation 16 (e.g. sidewall and/or bottom wall passivation) during etching as shown inFIG. 5 . - According to preferred embodiments, optionally, the copper comprising
surface layer 4 may, before exposing to the halogen comprising ambient (plasma) 15, first be cleaned to remove possible contaminants. In case the contaminant is, for example, CuOx, a H2 or N2 plasma may be used. - Gas pressure during exposure of the copper
halide surface layer 5 to the photon comprising ambient 6 may be an important parameter.FIG. 6 illustrates gas pressure of a He gas during exposure of the copper halide surface layer. By tuning the He gas pressure for a fixed He flow of 500 sccm the removal (etch) rate can be increased. Lower He gas pressures (in the range of 80 mTorr (10.67 Pa) He down to 20 mTorr (2.66 Pa) (see three bars at the left hand side ofFIG. 6 )) may lead to more efficient removal (etching) ofcopper halide products 8 which is illustrated inFIG. 6 as weight loss of copper. Too low gas pressure however, e.g. 5 mTorr (0.67 Pa) or lower, may result in inefficient removal ofcopper halide products 8. This low gas pressure leads probably to a change from a transition flow regime into a molecular flow regime and to a low intensity of the He plasma. When comparing a He comprising gas to an Ar comprising gas used for the same purpose, it is illustrated (bar at the right hand side ofFIG. 6 ) that an Ar comprising gas is less efficient than the He comprising gas at a same pressure. - Hence, according to preferred embodiments, efficient removal (etching) of copper from a copper comprising surface layer can be obtained by good control of the partial pressure of halogenated copper products as well as (or in other words in combination with) the kind, intensity and/or power of the plasma and more specifically of the intensity of the photons in the plasma. The conditions of the plasma may further depend on the surface area of the copper comprising surface layer to be etched.
-
FIG. 4E illustrates thecopper comprising structures 17 obtained after etching the copper comprisingsurface layer 4 using a method according to preferred embodiments. Thesecopper comprising structures 17 may, for example, be used to define interconnect structures in Back-End-of-Line (BEOL) processing of a semiconductor device. - In a last step, the
sacrificial pattern 14 may be removed (seeFIG. 4F ). Removal of thesacrificial pattern 14 may be performed by any suitable technique known by a person skilled in the art. It has to be noted that, as already above, according to other preferred embodiments, thesacrificial pattern 14 does not have to be removed. According to these embodiments, thepattern 14 may then serve as e.g. a barrier layer. - The method described above for etching or patterning of a copper comprising layer may, for example, be performed in a Lam Versys 2300 generation (ICP plasma etcher) etch chamber. According to preferred embodiments the pressure in the plasma chamber may be in the range of between 5 mTorr (0.67 Pa) and 80 mTorr (10.67 Pa) to obtain removal of copper using the method of the preferred embodiments.
- It is to be understood that although preferred embodiments, specific constructions and configurations, as well as materials, have been discussed herein for devices according to the present invention, various changes or modifications in form and detail may be made without departing from the scope of this invention as defined by the appended claims.
- All references cited herein are incorporated herein by reference in their entirety. To the extent publications and patents or patent applications incorporated by reference contradict the disclosure contained in the specification, the specification is intended to supersede and/or take precedence over any such contradictory material.
- The term “comprising” as used herein is synonymous with “including,” “containing,” or “characterized by,” and is inclusive or open-ended and does not exclude additional, unrecited elements or method steps.
- All numbers expressing quantities of ingredients, reaction conditions, and so forth used in the specification and claims are to be understood as being modified in all instances by the term “about.” Accordingly, unless indicated to the contrary, the numerical parameters set forth in the specification and attached claims are approximations that may vary depending upon the desired properties sought to be obtained by the present invention. At the very least, and not as an attempt to limit the application of the doctrine of equivalents to the scope of the claims, each numerical parameter should be construed in light of the number of significant digits and ordinary rounding approaches.
Claims (15)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/147,922 US20090011604A1 (en) | 2007-07-05 | 2008-06-27 | Photon induced removal of copper |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US94812907P | 2007-07-05 | 2007-07-05 | |
US97084407P | 2007-09-07 | 2007-09-07 | |
US5084808P | 2008-05-06 | 2008-05-06 | |
US12/147,922 US20090011604A1 (en) | 2007-07-05 | 2008-06-27 | Photon induced removal of copper |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090011604A1 true US20090011604A1 (en) | 2009-01-08 |
Family
ID=39887714
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/147,922 Abandoned US20090011604A1 (en) | 2007-07-05 | 2008-06-27 | Photon induced removal of copper |
US12/147,856 Expired - Fee Related US8114483B2 (en) | 2007-07-05 | 2008-06-27 | Photon induced formation of metal comprising elongated nanostructures |
US13/343,364 Expired - Fee Related US8545595B2 (en) | 2007-07-05 | 2012-01-04 | Photon induced formation of metal comprising elongated nanostructures |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/147,856 Expired - Fee Related US8114483B2 (en) | 2007-07-05 | 2008-06-27 | Photon induced formation of metal comprising elongated nanostructures |
US13/343,364 Expired - Fee Related US8545595B2 (en) | 2007-07-05 | 2012-01-04 | Photon induced formation of metal comprising elongated nanostructures |
Country Status (3)
Country | Link |
---|---|
US (3) | US20090011604A1 (en) |
EP (1) | EP2015352A3 (en) |
JP (3) | JP5237003B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2022256515A1 (en) * | 2021-06-04 | 2022-12-08 | Tokyo Electron Limited | Etching metal during processing of a semiconductor structure |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6233639B2 (en) | 2011-12-28 | 2017-11-22 | イマジニアリング株式会社 | Gas concentration estimation device |
JP5810975B2 (en) * | 2012-03-05 | 2015-11-11 | セイコーエプソン株式会社 | Manufacturing method of polarizing element |
US10029916B2 (en) | 2012-06-22 | 2018-07-24 | C3Nano Inc. | Metal nanowire networks and transparent conductive material |
US9920207B2 (en) | 2012-06-22 | 2018-03-20 | C3Nano Inc. | Metal nanostructured networks and transparent conductive material |
US10020807B2 (en) | 2013-02-26 | 2018-07-10 | C3Nano Inc. | Fused metal nanostructured networks, fusing solutions with reducing agents and methods for forming metal networks |
US11274223B2 (en) | 2013-11-22 | 2022-03-15 | C3 Nano, Inc. | Transparent conductive coatings based on metal nanowires and polymer binders, solution processing thereof, and patterning approaches |
US11343911B1 (en) | 2014-04-11 | 2022-05-24 | C3 Nano, Inc. | Formable transparent conductive films with metal nanowires |
US9183968B1 (en) | 2014-07-31 | 2015-11-10 | C3Nano Inc. | Metal nanowire inks for the formation of transparent conductive films with fused networks |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4622095A (en) * | 1985-10-18 | 1986-11-11 | Ibm Corporation | Laser stimulated halogen gas etching of metal substrates |
US5221426A (en) * | 1991-11-29 | 1993-06-22 | Motorola Inc. | Laser etch-back process for forming a metal feature on a non-metal substrate |
US5248636A (en) * | 1987-07-16 | 1993-09-28 | Texas Instruments Incorporated | Processing method using both a remotely generated plasma and an in-situ plasma with UV irradiation |
US5318662A (en) * | 1989-12-20 | 1994-06-07 | Texas Instruments Incorporated | Copper etch process using halides |
US5515985A (en) * | 1993-06-24 | 1996-05-14 | Nec Corporation | Method of forming fine copper conductor pattern |
US5954884A (en) * | 1997-03-17 | 1999-09-21 | Fsi International Inc. | UV/halogen metals removal process |
US20020045354A1 (en) * | 1997-08-13 | 2002-04-18 | Yan Ye | Method of heating a semiconductor substrate |
US20020072228A1 (en) * | 1999-12-15 | 2002-06-13 | Texas A&M University System | Semiconductor conductive pattern formation method |
US6569775B1 (en) * | 1999-03-30 | 2003-05-27 | Applied Materials, Inc. | Method for enhancing plasma processing performance |
US20030098292A1 (en) * | 2001-10-31 | 2003-05-29 | Nagraj Kulkarni | Process for low temperature, dry etching, and dry planarization of copper |
US6784107B1 (en) * | 2003-03-18 | 2004-08-31 | Hui Chen | Method for planarizing a copper interconnect structure |
US20080233745A1 (en) * | 2007-03-23 | 2008-09-25 | Hui-Lin Chang | Interconnect Structures for Semiconductor Devices |
US7824499B2 (en) * | 2007-07-05 | 2010-11-02 | Imec | Photon induced cleaning of a reaction chamber |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0258831A (en) * | 1988-08-24 | 1990-02-28 | Nec Corp | Dryetching process |
JPH04103123A (en) * | 1990-08-23 | 1992-04-06 | Nec Corp | Wiring formation |
JP3191344B2 (en) * | 1991-10-11 | 2001-07-23 | ソニー株式会社 | Copper film etching method |
JP2968138B2 (en) * | 1992-12-21 | 1999-10-25 | シャープ株式会社 | Dry etching method |
JP2638447B2 (en) * | 1993-11-24 | 1997-08-06 | 日本電気株式会社 | Fine wiring forming equipment |
JPH07161687A (en) * | 1993-12-03 | 1995-06-23 | Nissin Electric Co Ltd | Dry etching method and equipment |
JPH07183257A (en) * | 1993-12-22 | 1995-07-21 | Nec Corp | Formation of fine copper wiring by dry etching and etching device |
JPH07201856A (en) * | 1993-12-28 | 1995-08-04 | Fujitsu Ltd | Method for forming copper wiring |
JP2682498B2 (en) * | 1995-02-10 | 1997-11-26 | 日本電気株式会社 | Copper fine wiring forming equipment |
JPH08222549A (en) * | 1995-02-16 | 1996-08-30 | Sony Corp | Plasma processor and plasma processing |
JP2856245B2 (en) * | 1996-05-09 | 1999-02-10 | 日本電気株式会社 | Copper fine wiring forming equipment |
JPH10321606A (en) * | 1997-05-20 | 1998-12-04 | Ricoh Co Ltd | Method of forming wiring |
JP2000178703A (en) * | 1998-12-17 | 2000-06-27 | Yazaki Corp | Plumose copper fiber body, its production and fine coil made of copper |
US6153530A (en) * | 1999-03-16 | 2000-11-28 | Applied Materials, Inc. | Post-etch treatment of plasma-etched feature surfaces to prevent corrosion |
JP2002043287A (en) * | 2000-07-21 | 2002-02-08 | Matsushita Electric Ind Co Ltd | Method and device for dry etching |
JP3993821B2 (en) * | 2002-12-20 | 2007-10-17 | 株式会社アルバック | Cu pattern forming method |
KR100502821B1 (en) * | 2002-12-26 | 2005-07-22 | 이호영 | Low temperature formation method for emitter tip including copper oxide nanowire or copper nanowire and display device or light source having emitter tip manufactured by using the same method |
TWI249789B (en) * | 2004-04-23 | 2006-02-21 | United Microelectronics Corp | Two-step stripping method for removing via photoresist during the fabrication of partial-via dual damascene structures |
US7713849B2 (en) | 2004-08-20 | 2010-05-11 | Illuminex Corporation | Metallic nanowire arrays and methods for making and using same |
US7341944B2 (en) * | 2005-09-15 | 2008-03-11 | Honda Motor Co., Ltd | Methods for synthesis of metal nanowires |
US20070087470A1 (en) | 2005-09-30 | 2007-04-19 | Sunkara Mahendra K | Vapor phase synthesis of metal and metal oxide nanowires |
-
2008
- 2008-06-27 EP EP08159218A patent/EP2015352A3/en not_active Withdrawn
- 2008-06-27 US US12/147,922 patent/US20090011604A1/en not_active Abandoned
- 2008-06-27 US US12/147,856 patent/US8114483B2/en not_active Expired - Fee Related
- 2008-07-04 JP JP2008175751A patent/JP5237003B2/en active Active
- 2008-07-04 JP JP2008175755A patent/JP2009065124A/en active Pending
-
2012
- 2012-01-04 US US13/343,364 patent/US8545595B2/en not_active Expired - Fee Related
- 2012-04-27 JP JP2012103382A patent/JP2012169657A/en active Pending
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4622095A (en) * | 1985-10-18 | 1986-11-11 | Ibm Corporation | Laser stimulated halogen gas etching of metal substrates |
US5248636A (en) * | 1987-07-16 | 1993-09-28 | Texas Instruments Incorporated | Processing method using both a remotely generated plasma and an in-situ plasma with UV irradiation |
US5318662A (en) * | 1989-12-20 | 1994-06-07 | Texas Instruments Incorporated | Copper etch process using halides |
US5221426A (en) * | 1991-11-29 | 1993-06-22 | Motorola Inc. | Laser etch-back process for forming a metal feature on a non-metal substrate |
US5515985A (en) * | 1993-06-24 | 1996-05-14 | Nec Corporation | Method of forming fine copper conductor pattern |
US6183566B1 (en) * | 1997-03-17 | 2001-02-06 | Fsi International, Inc. | UV/halogen metals removal process |
US5954884A (en) * | 1997-03-17 | 1999-09-21 | Fsi International Inc. | UV/halogen metals removal process |
US20020045354A1 (en) * | 1997-08-13 | 2002-04-18 | Yan Ye | Method of heating a semiconductor substrate |
US6569775B1 (en) * | 1999-03-30 | 2003-05-27 | Applied Materials, Inc. | Method for enhancing plasma processing performance |
US20020072228A1 (en) * | 1999-12-15 | 2002-06-13 | Texas A&M University System | Semiconductor conductive pattern formation method |
US20030098292A1 (en) * | 2001-10-31 | 2003-05-29 | Nagraj Kulkarni | Process for low temperature, dry etching, and dry planarization of copper |
US6784107B1 (en) * | 2003-03-18 | 2004-08-31 | Hui Chen | Method for planarizing a copper interconnect structure |
US20080233745A1 (en) * | 2007-03-23 | 2008-09-25 | Hui-Lin Chang | Interconnect Structures for Semiconductor Devices |
US7824499B2 (en) * | 2007-07-05 | 2010-11-02 | Imec | Photon induced cleaning of a reaction chamber |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2022256515A1 (en) * | 2021-06-04 | 2022-12-08 | Tokyo Electron Limited | Etching metal during processing of a semiconductor structure |
Also Published As
Publication number | Publication date |
---|---|
JP5237003B2 (en) | 2013-07-17 |
US8545595B2 (en) | 2013-10-01 |
US20090011147A1 (en) | 2009-01-08 |
US8114483B2 (en) | 2012-02-14 |
JP2009065124A (en) | 2009-03-26 |
JP2012169657A (en) | 2012-09-06 |
EP2015352A3 (en) | 2009-11-11 |
EP2015352A2 (en) | 2009-01-14 |
JP2009062669A (en) | 2009-03-26 |
US20120107550A1 (en) | 2012-05-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20090011604A1 (en) | Photon induced removal of copper | |
US7553761B2 (en) | Method of fabricating semiconductor device | |
US6844266B2 (en) | Anisotropic etching of organic-containing insulating layers | |
US6713402B2 (en) | Methods for polymer removal following etch-stop layer etch | |
KR101044984B1 (en) | Structure comprising tunable anti-reflective coating and method of forming thereof | |
EP1050074B1 (en) | Anisotropic etching of organic-containing insulating layers | |
US6797633B2 (en) | In-situ plasma ash/treatment after via etch of low-k films for poison-free dual damascene trench patterning | |
US6677678B2 (en) | Damascene structure using a sacrificial conductive layer | |
US6207570B1 (en) | Method of manufacturing integrated circuit devices | |
KR100849573B1 (en) | Method of depositing organosilicate layers | |
US8183694B2 (en) | Reversing tone of patterns on integrated circuit and nanoscale fabrication | |
JP2005123607A (en) | Method for selectively forming air gaps and device obtained by the same | |
JP2001110775A (en) | Plasma stripping method for removing photoresist and residues after etching | |
JP2002367972A (en) | Manufacturing method of semiconductor device | |
US8735283B2 (en) | Method for forming small dimension openings in the organic masking layer of tri-layer lithography | |
US11094543B1 (en) | Defect correction on metal resists | |
US20060134909A1 (en) | Method for fabricating semiconductor device | |
US6271115B1 (en) | Post metal etch photoresist strip method | |
JP5433374B2 (en) | Anisotropic etching method for organic compound-containing insulating layer | |
JP4108228B2 (en) | Manufacturing method of semiconductor device | |
TW201523734A (en) | Methods for forming an interconnect pattern on a substrate | |
JP2004289155A (en) | Barc etching containing selective etching chemicals and high polymeric gas for control of cd | |
US7129178B1 (en) | Reducing defect formation within an etched semiconductor topography | |
JP2001313338A (en) | Manufacturing method of semiconductor device | |
US7288487B1 (en) | Metal/oxide etch after polish to prevent bridging between adjacent features of a semiconductor structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM VZW (IM Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:DICTUS, DRIES;REEL/FRAME:021469/0780 Effective date: 20080703 Owner name: KATHOLIEKE UNIVERSITEIT LEUVEN, K.U.LEUVEN R&D, BE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:DICTUS, DRIES;REEL/FRAME:021469/0780 Effective date: 20080703 |
|
AS | Assignment |
Owner name: IMEC,BELGIUM Free format text: "IMEC" IS AN ALTERNATIVE OFFICIAL NAME FOR "INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM VZW";ASSIGNOR:INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM VZW;REEL/FRAME:024200/0675 Effective date: 19840318 Owner name: IMEC, BELGIUM Free format text: "IMEC" IS AN ALTERNATIVE OFFICIAL NAME FOR "INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM VZW";ASSIGNOR:INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM VZW;REEL/FRAME:024200/0675 Effective date: 19840318 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |