US20080246087A1 - Mos transistor for reducing short-channel effects and its production - Google Patents
Mos transistor for reducing short-channel effects and its production Download PDFInfo
- Publication number
- US20080246087A1 US20080246087A1 US12/062,851 US6285108A US2008246087A1 US 20080246087 A1 US20080246087 A1 US 20080246087A1 US 6285108 A US6285108 A US 6285108A US 2008246087 A1 US2008246087 A1 US 2008246087A1
- Authority
- US
- United States
- Prior art keywords
- mos transistor
- groove
- channel effects
- implantation
- source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000000694 effects Effects 0.000 title claims abstract description 44
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 17
- 238000002513 implantation Methods 0.000 claims abstract description 29
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 26
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 26
- 239000010703 silicon Substances 0.000 claims abstract description 26
- 239000000758 substrate Substances 0.000 claims abstract description 25
- 238000000034 method Methods 0.000 claims abstract description 23
- 125000001475 halogen functional group Chemical group 0.000 claims abstract description 9
- 239000002184 metal Substances 0.000 claims abstract description 9
- 238000002955 isolation Methods 0.000 claims abstract description 8
- 125000006850 spacer group Chemical group 0.000 claims abstract description 8
- 238000000059 patterning Methods 0.000 claims abstract description 7
- 229910021332 silicide Inorganic materials 0.000 claims abstract description 7
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims abstract description 7
- 238000009413 insulation Methods 0.000 claims description 12
- 239000004065 semiconductor Substances 0.000 claims description 7
- 238000001039 wet etching Methods 0.000 claims description 6
- 229910044991 metal oxide Inorganic materials 0.000 claims description 5
- 150000004706 metal oxides Chemical class 0.000 claims description 5
- 238000005530 etching Methods 0.000 claims description 4
- 238000000206 photolithography Methods 0.000 claims description 4
- 230000003647 oxidation Effects 0.000 claims description 3
- 238000007254 oxidation reaction Methods 0.000 claims description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 5
- 230000003247 decreasing effect Effects 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1083—Substrate region of field-effect devices of field-effect transistors with insulated gate with an inactive supplementary region, e.g. for preventing punch-through, improving capacity effect or leakage current
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66613—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation
- H01L29/66621—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation using etching to form a recess at the gate location
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7834—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with a non-planar structure, e.g. the gate or the source or the drain being non-planar
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
Definitions
- the invention relates to semiconductor product and, more particularly, to a metal-oxide semiconductor (MOS) transistor for reducing short-channel effects.
- MOS metal-oxide semiconductor
- MOS metal-oxide semiconductor
- the short-channel effects can be reduced by decreasing the thickness of a gate insulation layer or producing a source and drain structure with shallow junctions.
- the thinness of the existing gate insulation layer has approached a limit; that is, when further decreasing the thickness, an increasing leakage current even a breakdown will easily arise in the gate. Therefore, further decreasing the thickness of a gate insulation layer is not an effective method for reducing the short-channel effects.
- by producing a source and drain structure with shallow junctions to reduce the short-channel effects is also difficult to achieved.
- an epitaxial technique is usually used to produce an elevated source and drain structure.
- the epitaxial technique is difficult to control and has the problem of high complexity, high cost, high defect density, etc.
- An objective of the invention is to provide a metal-oxide semiconductor (MOS) transistor for reducing short-channel effects and its fabrication method. It makes a gate stack in a groove lower than the top surface of source and drain areas to get a relative elevated source and drain structure. And thereby the short-channel effects can be effectively reduced with less technology difficulty and cost. Furthermore, the height of the gate stack can be reduced to provide a larger process window for the subsequent process of pre-metal dielectric deposition.
- MOS metal-oxide semiconductor
- the invention provides a MOS transistor for reducing short-channel effects.
- the MOS transistor is fabricated on a silicon substrate after an isolation module is finished, and the MOS transistor includes a gate stack and source and drain areas. Wherein the silicon substrate has a groove and the gate stack is formed in the groove.
- the bottom of the groove is lower than the top surface of the source and drain areas.
- the area of the groove is not less than that of the gate stack.
- the MOS transistor for reducing short-channel effects further includes a lightly doped drain (LDD) structure.
- LDD lightly doped drain
- the MOS transistor for reducing short-channel effects further includes a halo implantation structure.
- the gate stack comprises a gate insulation layer and a gate electrode which are layered.
- the MOS transistor for reducing short-channel effects further includes a metal silicide layer which is formed on the source and drain areas.
- the invention provides a fabrication method of a MOS transistor for reducing short-channel effects, which is fabricated on a silicon substrate after an isolation module is finished.
- the method includes the following steps: (1) forming a groove in the silicon substrate; (2) carrying out well implantation, anti-punchthrough implantation and threshold-voltage-adjustment implantation; (3) forming a gate stack in the groove, wherein the gate stack includes a gate insulation layer and a gate electrode, which are layered; (4) carrying out lightly doped drain implantation and halo implantation; (5) forming a gate sidewall spacer; (6) carrying out source and drain implantation to get source and drain areas; (7) forming a metal silicide layer on the source and drain areas.
- Step (3) includes patterning the gate structure in the groove.
- Step (1) includes the following steps: (10) patterning the groove corresponding to the gate stack by photolithography; (11) forming the groove by etching; (12) optimizing the surface of the silicon substrate.
- the groove is formed by wet etching.
- the surface of the silicon substrate is optimized by oxidation and wet etching.
- FIG. 1 is a cross-sectional view showing the MOS transistor for reducing short-channel effects according to an embodiment of the invention.
- FIG. 2 is a flow chart of the MOS transistor fabrication for reducing short-channel effects according to the embodiment of the invention.
- FIG. 3 is a cross-sectional view showing the silicon substrate after Step S 20 in FIG. 2 .
- FIG. 4 is a cross-sectional view showing the silicon substrate after Step S 21 in FIG. 2 .
- MOS metal-oxide semiconductor
- the MOS transistor 1 for reducing short-channel effects is produced on a silicon substrate 2 after an isolation module is finished.
- the MOS transistor 1 includes a gate stack 10 , gate sidewall spacer 11 , source 12 and drain 13 areas, lightly doped drain (LDD) structures 14 , and halo implantation structures 15 .
- LDD lightly doped drain
- the gate stack 10 includes a gate insulation layer 100 and a gate electrode 102 .
- the silicon substrate 2 has a groove 20 (shown in FIG. 4 ) for receiving the gate stack 10 , wherein the bottom of the groove 20 is lower than the top surface of the source 12 and drain 13 areas. Thereby the gate stack 10 formed in the groove 20 will have a bottom surface lower than the top surface of the source 12 and drain 13 areas to get a relative elevated source and drain structure.
- the area of the groove 20 is not less than that of the gate stack 10 and the gate stack 10 is formed in the groove 20 .
- the gate sidewall spacer 11 are formed on both sides of the gate stack 10 to ensure electrode insulation.
- the source 12 and the drain 13 are formed in the silicon substrate 2 and flank the gate stack 10 .
- the metal silicide layers 120 and 130 are respectively formed on the source 12 and the drain 13 .
- the isolation module is formed by the technology of shallow trench isolation (STI); the gate insulation layer 100 is made of silicon-based dielectric; the gate electrode 102 is a polysilicon gate; and the gate sidewalls spacer 11 are made of silicon oxide and nitride.
- STI shallow trench isolation
- the LDD structures 14 and halo implantation structures 15 can reduce the short-channel effects to a certain degree, but do not achieve the most desirable effects.
- the groove 20 the channel of the MOS transistor 1 is lower than the top surface of the source 12 and drain 13 areas, therefore the short-channel effects is reduced effectively.
- Step S 20 is a flow chart of the manufacturing method of the MOS transistor 1 .
- Step S 20 First carry out Step S 20 , patterning the groove 20 corresponding to the gate stack 10 by photolithography.
- FIG. 3 which is a cross-sectional view showing the silicon substrate 2 after Step S 20 . As shown in FIG. 3 , a photoresist film 3 with the pattern of the groove 20 covers the silicon substrate 2 .
- Step S 21 forming the groove 20 by etching.
- the groove 20 is formed by wet etching.
- FIG. 4 is a cross-sectional view showing the silicon substrate 2 after Step S 21 . As shown in FIG. 4 , the groove 20 is formed in the silicon substrate 2 .
- Step S 22 removing photoresist and optimizing the surface of the silicon substrate 2 .
- oxidation and wet etching is used to optimize the surface of the silicon substrate 2 .
- Step S 23 carrying out well implantation, anti-punchthrough implantation and threshold-voltage-adjustment implantation.
- Step S 24 forming the gate stack 10 in the groove 20 .
- the gate stack 10 includes the gate insulation layer 100 and the gate electrode 102 .
- the gate stack 10 is formed by photolithography and etching after the deposition of the gate insulation layer 100 and then the gate electrode 102 .
- Step S 24 further includes patterning the gate structure in the groove.
- Step S 25 carrying out lightly doped drain implantation and halo implantation to form the LDD structures 14 and the halo implantation structures 15 .
- Step S 26 forming the gate sidewall spacers 11 .
- Step S 27 carrying out source and drain implantation to get the source 12 and drain 13 areas.
- Step S 28 forming the metal silicide layers 120 and 130 on the source and drain areas.
- Step S 20 and Step S 24 usually two sheets of mask are used to form the needed pattern, and the same mask of different polarity photoresist can also be used. For example, in Step S 20 negative photoresist is used and in Step S 24 positive photoresist is used. This enormous cuts the cost.
- the MOS transistor for reducing short-channel effects and its fabrication of the invention make the gate stack in a groove lower than the top surface of the source and drain areas to get a relative elevated source and drain structure. This can reduce short-channel effects effectively with less technology difficulty and cost. Furthermore, the height of the gate stack can be reduced to provide a larger process window for the subsequent process of pre-metal dielectric deposition.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
The invention is related to a MOS transistor and its fabrication method to reduce short-channel effects. Existing process has the problem of high complexity and high cost to reduce short-channel effects by using epitaxial technique to produce an elevated source and drain structure. In the invention, the MOS transistor, fabricated on a silicon substrate after an isolation module is finished, includes a gate stack, a gate sidewall spacer, and source and drain areas. The silicon substrate has a groove and the gate stack is formed in the groove. And the process for the MOS transistor includes the following steps: forming the groove; carrying out well implantation, anti-punchthrough implantation and threshold-voltage adjustment implantation; forming the gate stack in the groove which comprising patterning the gate electrode; carrying lightly doped drain implantation and halo implantation; forming the gate sidewall spacer; carrying source and drain implantation to get the source and drain areas; forming a metal silicide layer on the source and drain areas.
Description
- 1. Field of the Invention
- The invention relates to semiconductor product and, more particularly, to a metal-oxide semiconductor (MOS) transistor for reducing short-channel effects.
- 2. Description of Related Art
- Semiconductor devices can work faster by scaling down their dimensions. Therefore the channel length of a metal-oxide semiconductor (MOS) transistor is being scaled down. However, short-channel effects will arise when the channel length shortened to a certain degree, leading to the worsening of device performance, even malfunctioning. The short-channel effects can be reduced by decreasing the thickness of a gate insulation layer or producing a source and drain structure with shallow junctions. However, the thinness of the existing gate insulation layer has approached a limit; that is, when further decreasing the thickness, an increasing leakage current even a breakdown will easily arise in the gate. Therefore, further decreasing the thickness of a gate insulation layer is not an effective method for reducing the short-channel effects. In addition, by producing a source and drain structure with shallow junctions to reduce the short-channel effects is also difficult to achieved.
- For reducing the short-channel effects, an epitaxial technique is usually used to produce an elevated source and drain structure. However, the epitaxial technique is difficult to control and has the problem of high complexity, high cost, high defect density, etc.
- An objective of the invention is to provide a metal-oxide semiconductor (MOS) transistor for reducing short-channel effects and its fabrication method. It makes a gate stack in a groove lower than the top surface of source and drain areas to get a relative elevated source and drain structure. And thereby the short-channel effects can be effectively reduced with less technology difficulty and cost. Furthermore, the height of the gate stack can be reduced to provide a larger process window for the subsequent process of pre-metal dielectric deposition.
- To achieve the above objective, the invention provides a MOS transistor for reducing short-channel effects. The MOS transistor is fabricated on a silicon substrate after an isolation module is finished, and the MOS transistor includes a gate stack and source and drain areas. Wherein the silicon substrate has a groove and the gate stack is formed in the groove.
- In the MOS transistor for reducing short-channel effects, the bottom of the groove is lower than the top surface of the source and drain areas.
- In the MOS transistor for reducing short-channel effects, the area of the groove is not less than that of the gate stack.
- The MOS transistor for reducing short-channel effects further includes a lightly doped drain (LDD) structure.
- The MOS transistor for reducing short-channel effects further includes a halo implantation structure.
- In the MOS transistor for reducing short-channel effects, the gate stack comprises a gate insulation layer and a gate electrode which are layered.
- The MOS transistor for reducing short-channel effects further includes a metal silicide layer which is formed on the source and drain areas.
- To achieve the above objective, the invention provides a fabrication method of a MOS transistor for reducing short-channel effects, which is fabricated on a silicon substrate after an isolation module is finished. The method includes the following steps: (1) forming a groove in the silicon substrate; (2) carrying out well implantation, anti-punchthrough implantation and threshold-voltage-adjustment implantation; (3) forming a gate stack in the groove, wherein the gate stack includes a gate insulation layer and a gate electrode, which are layered; (4) carrying out lightly doped drain implantation and halo implantation; (5) forming a gate sidewall spacer; (6) carrying out source and drain implantation to get source and drain areas; (7) forming a metal silicide layer on the source and drain areas.
- In the fabrication method of a MOS transistor for reducing short-channel effects, Step (3) includes patterning the gate structure in the groove.
- In the fabrication method of a MOS transistor for reducing short-channel effects, Step (1) includes the following steps: (10) patterning the groove corresponding to the gate stack by photolithography; (11) forming the groove by etching; (12) optimizing the surface of the silicon substrate.
- In the fabrication method of a MOS transistor for reducing short-channel effects and in Step (11), the groove is formed by wet etching.
- In the fabrication method of a MOS transistor for reducing short-channel effects and in Step (12), the surface of the silicon substrate is optimized by oxidation and wet etching.
- These and other features, aspects, and advantages of the present invention will become better understood with regard to the following description, appended claims, and accompanying drawings.
-
FIG. 1 is a cross-sectional view showing the MOS transistor for reducing short-channel effects according to an embodiment of the invention. -
FIG. 2 is a flow chart of the MOS transistor fabrication for reducing short-channel effects according to the embodiment of the invention. -
FIG. 3 is a cross-sectional view showing the silicon substrate after Step S20 inFIG. 2 . -
FIG. 4 is a cross-sectional view showing the silicon substrate after Step S21 inFIG. 2 . - The metal-oxide semiconductor (MOS) transistor for reducing short-channel effects and its fabrication of the invention will be described in detail thereinafter.
- As shown in
FIG. 1 , theMOS transistor 1 for reducing short-channel effects is produced on asilicon substrate 2 after an isolation module is finished. TheMOS transistor 1 includes agate stack 10,gate sidewall spacer 11,source 12 anddrain 13 areas, lightly doped drain (LDD)structures 14, andhalo implantation structures 15. - The
gate stack 10 includes agate insulation layer 100 and agate electrode 102. Thesilicon substrate 2 has a groove 20 (shown inFIG. 4 ) for receiving thegate stack 10, wherein the bottom of thegroove 20 is lower than the top surface of thesource 12 and drain 13 areas. Thereby thegate stack 10 formed in thegroove 20 will have a bottom surface lower than the top surface of thesource 12 and drain 13 areas to get a relative elevated source and drain structure. In addition, the area of thegroove 20 is not less than that of thegate stack 10 and thegate stack 10 is formed in thegroove 20. - The
gate sidewall spacer 11 are formed on both sides of thegate stack 10 to ensure electrode insulation. - The
source 12 and thedrain 13 are formed in thesilicon substrate 2 and flank thegate stack 10. Themetal silicide layers source 12 and thedrain 13. - In one embodiment of the invention, the isolation module is formed by the technology of shallow trench isolation (STI); the
gate insulation layer 100 is made of silicon-based dielectric; thegate electrode 102 is a polysilicon gate; and thegate sidewalls spacer 11 are made of silicon oxide and nitride. - The
LDD structures 14 andhalo implantation structures 15 can reduce the short-channel effects to a certain degree, but do not achieve the most desirable effects. In an embodiment of the invention, by thegroove 20 the channel of theMOS transistor 1 is lower than the top surface of thesource 12 and drain 13 areas, therefore the short-channel effects is reduced effectively. - Refer to
FIG. 2 , which is a flow chart of the manufacturing method of theMOS transistor 1. First carry out Step S20, patterning thegroove 20 corresponding to thegate stack 10 by photolithography. Refer toFIG. 3 , which is a cross-sectional view showing thesilicon substrate 2 after Step S20. As shown inFIG. 3 , aphotoresist film 3 with the pattern of thegroove 20 covers thesilicon substrate 2. - Then proceed with Step S21, forming the
groove 20 by etching. In one embodiment of the invention, thegroove 20 is formed by wet etching. Refer toFIG. 4 , which is a cross-sectional view showing thesilicon substrate 2 after Step S21. As shown inFIG. 4 , thegroove 20 is formed in thesilicon substrate 2. - Then proceed with Step S22, removing photoresist and optimizing the surface of the
silicon substrate 2. In one embodiment of the invention, oxidation and wet etching is used to optimize the surface of thesilicon substrate 2. - Then proceed with Step S23, carrying out well implantation, anti-punchthrough implantation and threshold-voltage-adjustment implantation.
- Then proceed with Step S24, forming the
gate stack 10 in thegroove 20. Thegate stack 10 includes thegate insulation layer 100 and thegate electrode 102. In one embodiment of the invention, thegate stack 10 is formed by photolithography and etching after the deposition of thegate insulation layer 100 and then thegate electrode 102. And Step S24 further includes patterning the gate structure in the groove. - Then proceed with Step S25, carrying out lightly doped drain implantation and halo implantation to form the
LDD structures 14 and thehalo implantation structures 15. - Then proceed with Step S26, forming the
gate sidewall spacers 11. - Then proceed with Step S27, carrying out source and drain implantation to get the
source 12 and drain 13 areas. - Then proceed with Step S28, forming the
metal silicide layers - In Step S20 and Step S24, usually two sheets of mask are used to form the needed pattern, and the same mask of different polarity photoresist can also be used. For example, in Step S20 negative photoresist is used and in Step S24 positive photoresist is used. This immensely cuts the cost.
- In summary, the MOS transistor for reducing short-channel effects and its fabrication of the invention make the gate stack in a groove lower than the top surface of the source and drain areas to get a relative elevated source and drain structure. This can reduce short-channel effects effectively with less technology difficulty and cost. Furthermore, the height of the gate stack can be reduced to provide a larger process window for the subsequent process of pre-metal dielectric deposition.
Claims (12)
1. A metal-oxide semiconductor (MOS) transistor for reducing short-channel effects, fabricated on a silicon substrate after an isolation module is finished, the MOS transistor comprising a gate stack and source and drain areas,
wherein the silicon substrate has a groove and the gate stack is formed in the groove.
2. The MOS transistor for reducing short-channel effects according to claim 1 , wherein the bottom of the groove is lower than the top surface of the source and drain areas.
3. The MOS transistor for reducing short-channel effects according to claim 1 , wherein the area of the groove is not less than that of the gate stack.
4. The MOS transistor for reducing short-channel effects according to claim 1 , further comprising a LDD (lightly doped drain) structure.
5. The MOS transistor for reducing short-channel effects according to claim 1 , further comprising a halo implantation structure.
6. The MOS transistor for reducing short-channel effects according to claim 1 , wherein the gate stack comprises a gate insulation layer and a gate electrode which are layered.
7. The MOS transistor for reducing short-channel effects according to claim 1 , further comprising a metal silicide layer which is formed on the source and drain areas.
8. A manufacturing method of a MOS transistor for reducing short-channel effects, the MOS transistor fabricated on a silicon substrate after an isolation module is finished, the method comprising the following steps:
(1) forming a groove in the silicon substrate;
(2) carrying out well implantation, anti-punchthrough implantation and threshold-voltage-adjustment implantation;
(3) forming a gate stack in the groove, wherein the gate stack comprises a gate insulation layer and a gate electrode which are layered;
(4) carrying out lightly doped drain implantation and halo implantation;
(5) forming a gate sidewall spacer;
(6) carrying out source and drain implantation to get source and drain areas.
7) forming a metal silicide layer on the source and drain areas.
9. The fabrication method of a MOS transistor for reducing short-channel effects according to claim 8 , the step (3) comprising patterning the gate structure in the groove.
10. The fabrication method of a MOS transistor for reducing short-channel effects according to claim 8 , the step (1) comprising the following steps:
(10) patterning the groove corresponding to the gate stack by photolithography;
(11) forming the groove by etching;
(12) optimizing the surface of the silicon substrate.
11. The fabrication method of a MOS transistor for reducing short-channel effects according to claim 10 , wherein, in Step (11), the groove is formed by wet etching.
12. The fabrication method of a MOS transistor for reducing short-channel effects according to claim 10 , wherein, in Step (12), the surface of the silicon substrate is optimized by oxidation and wet etching.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/946,162 US8193057B2 (en) | 2007-04-06 | 2010-11-15 | MOS transistor for reducing short-channel effects and its production |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200710039186.1 | 2007-04-06 | ||
CN2007100391861A CN101030602B (en) | 2007-04-06 | 2007-04-06 | MOS transistor for decreasing short channel and its production |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/946,162 Division US8193057B2 (en) | 2007-04-06 | 2010-11-15 | MOS transistor for reducing short-channel effects and its production |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080246087A1 true US20080246087A1 (en) | 2008-10-09 |
Family
ID=38715791
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/062,851 Abandoned US20080246087A1 (en) | 2007-04-06 | 2008-04-04 | Mos transistor for reducing short-channel effects and its production |
US12/946,162 Active 2028-04-28 US8193057B2 (en) | 2007-04-06 | 2010-11-15 | MOS transistor for reducing short-channel effects and its production |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/946,162 Active 2028-04-28 US8193057B2 (en) | 2007-04-06 | 2010-11-15 | MOS transistor for reducing short-channel effects and its production |
Country Status (2)
Country | Link |
---|---|
US (2) | US20080246087A1 (en) |
CN (1) | CN101030602B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140374827A1 (en) * | 2013-06-24 | 2014-12-25 | Samsung Electronics Co., Ltd. | Semiconductor device and method for fabricating the same |
US20150187915A1 (en) * | 2013-12-26 | 2015-07-02 | Samsung Electronics Co., Ltd. | Method for fabricating fin type transistor |
US10720463B2 (en) | 2015-08-18 | 2020-07-21 | Galaxycore Shanghai Limited Corporation | Backside illuminated image sensor with three-dimensional transistor structure and forming method thereof |
Families Citing this family (54)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8105890B2 (en) * | 2005-06-30 | 2012-01-31 | Freescale Semiconductor, Inc. | Method of forming a semiconductor structure |
CN101783324B (en) * | 2009-01-19 | 2012-03-07 | 中芯国际集成电路制造(上海)有限公司 | CMOS (complementary metal-oxide-semiconductor) transistor and manufacturing method thereof |
US8421162B2 (en) | 2009-09-30 | 2013-04-16 | Suvolta, Inc. | Advanced transistors with punch through suppression |
US20110079861A1 (en) * | 2009-09-30 | 2011-04-07 | Lucian Shifren | Advanced Transistors with Threshold Voltage Set Dopant Structures |
US8273617B2 (en) | 2009-09-30 | 2012-09-25 | Suvolta, Inc. | Electronic devices and systems, and methods for making and using the same |
US8530286B2 (en) | 2010-04-12 | 2013-09-10 | Suvolta, Inc. | Low power semiconductor transistor structure and method of fabrication thereof |
US8569128B2 (en) | 2010-06-21 | 2013-10-29 | Suvolta, Inc. | Semiconductor structure and method of fabrication thereof with mixed metal types |
US8759872B2 (en) | 2010-06-22 | 2014-06-24 | Suvolta, Inc. | Transistor with threshold voltage set notch and method of fabrication thereof |
US8377783B2 (en) | 2010-09-30 | 2013-02-19 | Suvolta, Inc. | Method for reducing punch-through in a transistor device |
CN102487085B (en) * | 2010-12-01 | 2014-04-23 | 中国科学院微电子研究所 | Semiconductor device and manufacture method thereof |
US8404551B2 (en) | 2010-12-03 | 2013-03-26 | Suvolta, Inc. | Source/drain extension control for advanced transistors |
US8461875B1 (en) | 2011-02-18 | 2013-06-11 | Suvolta, Inc. | Digital circuits having improved transistors, and methods therefor |
US8525271B2 (en) | 2011-03-03 | 2013-09-03 | Suvolta, Inc. | Semiconductor structure with improved channel stack and method for fabrication thereof |
US8400219B2 (en) | 2011-03-24 | 2013-03-19 | Suvolta, Inc. | Analog circuits having improved transistors, and methods therefor |
US8748270B1 (en) | 2011-03-30 | 2014-06-10 | Suvolta, Inc. | Process for manufacturing an improved analog transistor |
US8999861B1 (en) | 2011-05-11 | 2015-04-07 | Suvolta, Inc. | Semiconductor structure with substitutional boron and method for fabrication thereof |
US8796048B1 (en) | 2011-05-11 | 2014-08-05 | Suvolta, Inc. | Monitoring and measurement of thin film layers |
US8811068B1 (en) | 2011-05-13 | 2014-08-19 | Suvolta, Inc. | Integrated circuit devices and methods |
US8569156B1 (en) | 2011-05-16 | 2013-10-29 | Suvolta, Inc. | Reducing or eliminating pre-amorphization in transistor manufacture |
US8735987B1 (en) | 2011-06-06 | 2014-05-27 | Suvolta, Inc. | CMOS gate stack structures and processes |
US8995204B2 (en) | 2011-06-23 | 2015-03-31 | Suvolta, Inc. | Circuit devices and methods having adjustable transistor body bias |
US8629016B1 (en) | 2011-07-26 | 2014-01-14 | Suvolta, Inc. | Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer |
KR101891373B1 (en) | 2011-08-05 | 2018-08-24 | 엠아이이 후지쯔 세미컨덕터 리미티드 | Semiconductor devices having fin structures and fabrication methods thereof |
US8748986B1 (en) | 2011-08-05 | 2014-06-10 | Suvolta, Inc. | Electronic device with controlled threshold voltage |
CN102931235B (en) * | 2011-08-12 | 2016-02-17 | 中芯国际集成电路制造(上海)有限公司 | MOS transistor and manufacture method thereof |
US8614128B1 (en) | 2011-08-23 | 2013-12-24 | Suvolta, Inc. | CMOS structures and processes based on selective thinning |
US8645878B1 (en) | 2011-08-23 | 2014-02-04 | Suvolta, Inc. | Porting a circuit design from a first semiconductor process to a second semiconductor process |
US8713511B1 (en) | 2011-09-16 | 2014-04-29 | Suvolta, Inc. | Tools and methods for yield-aware semiconductor manufacturing process target generation |
US9236466B1 (en) | 2011-10-07 | 2016-01-12 | Mie Fujitsu Semiconductor Limited | Analog circuits having improved insulated gate transistors, and methods therefor |
CN103151292B (en) * | 2011-12-07 | 2015-04-08 | 上海华虹宏力半导体制造有限公司 | Integrated method of raise source leakage structure complementary metal-oxide-semiconductor transistor (CMOS) and Bipolar device |
US8895327B1 (en) | 2011-12-09 | 2014-11-25 | Suvolta, Inc. | Tipless transistors, short-tip transistors, and methods and circuits therefor |
US8819603B1 (en) | 2011-12-15 | 2014-08-26 | Suvolta, Inc. | Memory circuits and methods of making and designing the same |
US8883600B1 (en) | 2011-12-22 | 2014-11-11 | Suvolta, Inc. | Transistor having reduced junction leakage and methods of forming thereof |
US8599623B1 (en) | 2011-12-23 | 2013-12-03 | Suvolta, Inc. | Circuits and methods for measuring circuit elements in an integrated circuit device |
US8877619B1 (en) | 2012-01-23 | 2014-11-04 | Suvolta, Inc. | Process for manufacture of integrated circuits with different channel doping transistor architectures and devices therefrom |
US8970289B1 (en) | 2012-01-23 | 2015-03-03 | Suvolta, Inc. | Circuits and devices for generating bi-directional body bias voltages, and methods therefor |
US9093550B1 (en) | 2012-01-31 | 2015-07-28 | Mie Fujitsu Semiconductor Limited | Integrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same |
US9406567B1 (en) | 2012-02-28 | 2016-08-02 | Mie Fujitsu Semiconductor Limited | Method for fabricating multiple transistor devices on a substrate with varying threshold voltages |
US8863064B1 (en) | 2012-03-23 | 2014-10-14 | Suvolta, Inc. | SRAM cell layout structure and devices therefrom |
US9299698B2 (en) | 2012-06-27 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Semiconductor structure with multiple transistors having various threshold voltages |
US8637955B1 (en) | 2012-08-31 | 2014-01-28 | Suvolta, Inc. | Semiconductor structure with reduced junction leakage and method of fabrication thereof |
US9112057B1 (en) | 2012-09-18 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Semiconductor devices with dopant migration suppression and method of fabrication thereof |
US9041126B2 (en) | 2012-09-21 | 2015-05-26 | Mie Fujitsu Semiconductor Limited | Deeply depleted MOS transistors having a screening layer and methods thereof |
CN102931067B (en) * | 2012-10-30 | 2015-01-28 | 中国电子科技集团公司第五十五研究所 | Method for reducing damages of silicon carbide groove to improve reliability of schottky grating |
WO2014071049A2 (en) | 2012-10-31 | 2014-05-08 | Suvolta, Inc. | Dram-type device with low variation transistor peripheral circuits, and related methods |
US8816754B1 (en) | 2012-11-02 | 2014-08-26 | Suvolta, Inc. | Body bias circuits and methods |
US9093997B1 (en) | 2012-11-15 | 2015-07-28 | Mie Fujitsu Semiconductor Limited | Slew based process and bias monitors and related methods |
US9070477B1 (en) | 2012-12-12 | 2015-06-30 | Mie Fujitsu Semiconductor Limited | Bit interleaved low voltage static random access memory (SRAM) and related methods |
US9112484B1 (en) | 2012-12-20 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Integrated circuit process and bias monitors and related methods |
US9268885B1 (en) | 2013-02-28 | 2016-02-23 | Mie Fujitsu Semiconductor Limited | Integrated circuit device methods and models with predicted device metric variations |
US9299801B1 (en) | 2013-03-14 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Method for fabricating a transistor device with a tuned dopant profile |
US9478571B1 (en) | 2013-05-24 | 2016-10-25 | Mie Fujitsu Semiconductor Limited | Buried channel deeply depleted channel transistor |
US9710006B2 (en) | 2014-07-25 | 2017-07-18 | Mie Fujitsu Semiconductor Limited | Power up body bias circuits and methods |
US9319013B2 (en) | 2014-08-19 | 2016-04-19 | Mie Fujitsu Semiconductor Limited | Operational amplifier input offset correction with transistor threshold voltage adjustment |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4939100A (en) * | 1987-12-18 | 1990-07-03 | Commissariat A L'energie Atomique | Process for the production of a MIS transistor with a raised substrate/gate dielectric interface end |
US5448094A (en) * | 1994-08-23 | 1995-09-05 | United Microelectronics Corp. | Concave channel MOS transistor and method of fabricating the same |
US5712503A (en) * | 1994-01-05 | 1998-01-27 | Lg Semicon Co., Ltd. | Metal oxide semiconductor and method of making the same |
US6130454A (en) * | 1998-07-07 | 2000-10-10 | Advanced Micro Devices, Inc. | Gate conductor formed within a trench bounded by slanted sidewalls |
US6956263B1 (en) * | 1999-12-28 | 2005-10-18 | Intel Corporation | Field effect transistor structure with self-aligned raised source/drain extensions |
US6977415B2 (en) * | 2002-09-12 | 2005-12-20 | Kabushiki Kaisha Toshiba | Semiconductor device including a gate insulating film on a recess and source and drain extension regions |
US7081652B2 (en) * | 2004-04-14 | 2006-07-25 | Kabushiki Kaisha Toshiba | Semiconductor device having a side wall insulating film and a manufacturing method thereof |
US7125779B2 (en) * | 1998-01-23 | 2006-10-24 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
US7436035B2 (en) * | 1998-11-12 | 2008-10-14 | Intel Corporation | Method of fabricating a field effect transistor structure with abrupt source/drain junctions |
US7622764B2 (en) * | 2003-12-31 | 2009-11-24 | Dongbu Electronics Co., Ltd. | Semiconductor device and fabricating method thereof |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4065783A (en) * | 1976-10-18 | 1977-12-27 | Paul Hsiung Ouyang | Self-aligned double implanted short channel V-groove MOS device |
KR100433488B1 (en) * | 2001-12-26 | 2004-05-31 | 동부전자 주식회사 | method for fabricating transistor |
-
2007
- 2007-04-06 CN CN2007100391861A patent/CN101030602B/en active Active
-
2008
- 2008-04-04 US US12/062,851 patent/US20080246087A1/en not_active Abandoned
-
2010
- 2010-11-15 US US12/946,162 patent/US8193057B2/en active Active
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4939100A (en) * | 1987-12-18 | 1990-07-03 | Commissariat A L'energie Atomique | Process for the production of a MIS transistor with a raised substrate/gate dielectric interface end |
US5712503A (en) * | 1994-01-05 | 1998-01-27 | Lg Semicon Co., Ltd. | Metal oxide semiconductor and method of making the same |
US5448094A (en) * | 1994-08-23 | 1995-09-05 | United Microelectronics Corp. | Concave channel MOS transistor and method of fabricating the same |
US7125779B2 (en) * | 1998-01-23 | 2006-10-24 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
US6130454A (en) * | 1998-07-07 | 2000-10-10 | Advanced Micro Devices, Inc. | Gate conductor formed within a trench bounded by slanted sidewalls |
US7436035B2 (en) * | 1998-11-12 | 2008-10-14 | Intel Corporation | Method of fabricating a field effect transistor structure with abrupt source/drain junctions |
US6956263B1 (en) * | 1999-12-28 | 2005-10-18 | Intel Corporation | Field effect transistor structure with self-aligned raised source/drain extensions |
US6977415B2 (en) * | 2002-09-12 | 2005-12-20 | Kabushiki Kaisha Toshiba | Semiconductor device including a gate insulating film on a recess and source and drain extension regions |
US7622764B2 (en) * | 2003-12-31 | 2009-11-24 | Dongbu Electronics Co., Ltd. | Semiconductor device and fabricating method thereof |
US7081652B2 (en) * | 2004-04-14 | 2006-07-25 | Kabushiki Kaisha Toshiba | Semiconductor device having a side wall insulating film and a manufacturing method thereof |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140374827A1 (en) * | 2013-06-24 | 2014-12-25 | Samsung Electronics Co., Ltd. | Semiconductor device and method for fabricating the same |
US20150187915A1 (en) * | 2013-12-26 | 2015-07-02 | Samsung Electronics Co., Ltd. | Method for fabricating fin type transistor |
US10720463B2 (en) | 2015-08-18 | 2020-07-21 | Galaxycore Shanghai Limited Corporation | Backside illuminated image sensor with three-dimensional transistor structure and forming method thereof |
Also Published As
Publication number | Publication date |
---|---|
CN101030602B (en) | 2012-03-21 |
CN101030602A (en) | 2007-09-05 |
US20110059588A1 (en) | 2011-03-10 |
US8193057B2 (en) | 2012-06-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8193057B2 (en) | MOS transistor for reducing short-channel effects and its production | |
US8658507B2 (en) | MOSFET structure and method of fabricating the same using replacement channel layer | |
US20120068268A1 (en) | Transistor structure and method of fabricating the same | |
KR101695521B1 (en) | Sandwich epi channel for device enhancement | |
US8823109B2 (en) | Transistor structure | |
TW201434155A (en) | Semiconductor device and method for fabricating the same | |
US9679962B2 (en) | FinFET and method of manufacturing the same | |
US9159798B2 (en) | Replacement gate process and device manufactured using the same | |
US20120104508A1 (en) | Semiconductor structure and method for manufacturing the same | |
US20110089490A1 (en) | Method for fabricating a MOS transistor with reduced channel length variation and related structure | |
US9356124B2 (en) | Method for fabricating multi-gate structure device with source and drain having quasi-SOI structure | |
CN106952908A (en) | Semiconductor structure and its manufacture method | |
US10361305B2 (en) | Semiconductor structure and fabrication method thereof | |
EP3285298A1 (en) | Electrostatic discharge protection structure and fabricating method thereof | |
US8138559B2 (en) | Recessed drift region for HVMOS breakdown improvement | |
US20090096023A1 (en) | Method for manufacturing semiconductor device | |
US20180047831A1 (en) | Semiconductor structure and fabrication method thereof | |
US20070259503A1 (en) | Method of fabricating a semiconductor device | |
US20220029014A1 (en) | Semiconductor device with isolation layer | |
KR102082630B1 (en) | Fin-fet and method for fabricating the same | |
KR100562309B1 (en) | Transistor having reverse spacer and fabrication method thereof | |
CN110504163B (en) | Manufacturing method of side wall structure, side wall structure and semiconductor device | |
JP2007235099A (en) | Semiconductor device and manufacturing method thereof | |
US20080042198A1 (en) | Demos structure | |
CN102931235B (en) | MOS transistor and manufacture method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: SHANGHAI IC R&D CENTER CO., LTD., CHINA Free format text: NUNC PRO TUNC ASSIGNMENT;ASSIGNOR:KANG, XIAOXU;REEL/FRAME:062683/0335 Effective date: 20230213 |