US20080116910A1 - Apparatus for mass die testing - Google Patents
Apparatus for mass die testing Download PDFInfo
- Publication number
- US20080116910A1 US20080116910A1 US11/600,973 US60097306A US2008116910A1 US 20080116910 A1 US20080116910 A1 US 20080116910A1 US 60097306 A US60097306 A US 60097306A US 2008116910 A1 US2008116910 A1 US 2008116910A1
- Authority
- US
- United States
- Prior art keywords
- test
- probes
- die
- under test
- signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000012360 testing method Methods 0.000 title claims abstract description 157
- 239000000523 sample Substances 0.000 claims abstract description 69
- 239000004065 semiconductor Substances 0.000 claims abstract description 46
- 238000004458 analytical method Methods 0.000 claims description 3
- 239000003990 capacitor Substances 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 6
- 238000000034 method Methods 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000002035 prolonged effect Effects 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 238000012956 testing procedure Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318505—Test of Modular systems, e.g. Wafers, MCM's
- G01R31/318511—Wafer Test
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2884—Testing of integrated circuits [IC] using dedicated test connectors, test elements or test circuits on the IC under test
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3187—Built-in tests
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
- H03H7/38—Impedance-matching networks
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/282—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere
- G01R31/2822—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere of microwave or radiofrequency circuits
Definitions
- the present invention relates generally to integrated circuit (IC) designs, and more particularly to an apparatus for testing a large number of dice on a semiconductor wafer without repositioning test probes.
- IC integrated circuit
- a semiconductor wafer typically contains a large number of dice constructed on a round-shaped semiconductor substrate.
- Each die embodies a complex integrated circuit formed by semiconductor processing technology, such as chemical vapor deposition, thermal oxidation, ion implantation, lithography, etching, and metallization, to carry out certain functionalities. These dice need to be tested to determine whether they meet predefined specifications, before they can be separated from the wafer for individual package.
- each die may include one or more pads that can be used to form electrical contacts with test probes of an external test machine.
- the test machine sends out test signals and receives resultant signals to and from the die under test (DUT) via the test probes and the pads.
- the resultant signal contains information with respect to the DUT, and can be further analyzed by the test machine to determine whether the DUT meet those predefined specifications.
- One drawback of the conventional die testing scheme is that it is very time consuming. Every time when the test machine tests a new die, the test probes need to be repositioned from a previous DUT to form electrical contacts with the pads of the new die. Every repositioning of probes may take seconds, and a semiconductor wafer usually contains tens to tens of thousands of dice. As a result, a complete test for a semiconductor wafer usually requires a long time, which often represents a significant portion of the manufacturing cost for each die. As the semiconductor processing technology advances, the number of dice on a semiconductor wafer increases significantly, and therefore the manufacturing cost of die also increases dramatically due to the prolonged die testing procedure.
- conventional probe testing can only be performed on a few unsorted dice, typically less than 20 DUTs, for each time that the probes are positioned.
- the probes need to be repositioned. Supposing that 80,000 DUTs on a semiconductor wafer need to be tested, a really long period of time will be needed just for repositioning the probes. In the time-conscious of semiconductor industry, the cost incurred by the testing time is often unacceptable.
- the present invention discloses an apparatus for testing a large number of dice on a semiconductor wafer without repositioning test probes.
- the apparatus is embodied as a semiconductor wafer, which includes a set of dice under test connected together by a plurality of signal buses; and at least one test die designed for carrying out tests of the dice under test, having a set of pads to be connected to one or more probes of an external test apparatus, and at least one multiplexer connected with the set of dice under test via the signal buses, such that the test die is capable of receiving signals from the external test apparatus to select any die under test within the set via the multiplexer and the signal buses without repositioning the probes.
- FIG. 1 illustrates a block diagram of a built-in self test (BIST) die used for multiplexing test signals to a selected DUT on a semiconductor wafer in accordance with one embodiment of the present invention.
- BIST built-in self test
- FIG. 2A illustrates a set of DUTs, among which a BIST die is implemented, in accordance with one embodiment of the present invention.
- FIG. 2B illustrates a diagram showing a DUT connected to the BIST die via signal buses routed along the scribe lines in accordance with one embodiment of the present invention.
- FIG. 2C illustrates a cross-sectional view of the seal ring in accordance with one embodiment of the present invention.
- FIG. 3A illustrates a block diagram of a test system designed for testing a plurality of RF dice in accordance with one embodiment of the present invention.
- FIG. 3B illustrates an impedance matching circuit that can be implemented in a matching module of the test system shown in FIG. 3A in accordance with one embodiment of the present invention.
- FIG. 3C illustrates a transformer circuit that can be implemented in a matching module of the test system shown in FIG. 3A in accordance with one embodiment of the present invention.
- This invention describes an apparatus for testing a large number of dice on a semiconductor wafer without repositioning test probes.
- the following merely illustrates various embodiments of the present invention for purposes of explaining the principles thereof. It is understood that those skilled in the art will be able to devise various equivalents that, although not explicitly described herein, embody the principles of this invention.
- FIG. 1 illustrates a block diagram of a BIST die 100 implemented for performing circuit probing test for RF dice on a semiconductor wafer in accordance with one embodiment of the present invention. It is noted that the RF dice are used merely as an example to explain the principles of the invention, which can be applied to other types of dice, and by no means are limited to RF dice.
- the BIST die 100 includes a multiplexer 102 , a set of test probing pads 104 , a set of address probing pads 106 , and a set of power supply probing pads 108 .
- the probing pads 104 , 106 and 108 can be collectively referred to as a pad array 110 .
- the multiplexer 102 has a plurality of ports 102 a through 102 j connected to a plurality of signal buses, including the buses extended to the pad array 110 and the buses extended to other dice on the semiconductor wafer.
- the probing pads 104 , 106 , and 108 are further coupled to a test apparatus (not shown in this figure), which selects one or more dice on a semiconductor wafer for testing.
- the multiplexer 102 is also coupled with signal buses 102 b and 102 a that are placed on a X-direction scribe line and a Y-direction scribe line, respectively, such that a specific DUT may be selected by the multiplexer 102 with address information received at the address probing pads 106 from the test apparatus.
- a particular DUT is selected by the BIST die 100 , it can be powered up quickly using the power received at the power supply probing pads 108 from the test apparatus or using the DC power converted from an RF signal generated by the test apparatus with the DUT or the BIST die.
- Various tests can be performed on the selected DUT based on the test signals received at the test probing pads 104 from the test apparatus.
- the BIST die 100 is embedded among the dice under test on the semiconductor wafer.
- the multiplexer 102 can be implemented on a probe card, instead of a semiconductor wafer.
- the multiplexer 102 on the probe card includes a number of ports that allow the multiplexer to couple with a test apparatus for receiving and transmitting test signals, address signals, and power signals there between.
- the probe card further includes a number of probes for forming electrical contacts with the DUTs on the semiconductor wafer.
- the probes at minimum includes two RF probes for passing RF test signals, two power probes for supplying power, and three digital probes for passing address signals.
- the semiconductor wafer can be implemented with a number of pads that function as accesses to the DUTs through signal buses routed along the scribe lines.
- the probes can be placed on the pads of the semiconductor wafer to form one or more signal paths among the DUTs and the test apparatus.
- the test apparatus can select one or more DUTs, sends out RF test signals, and receives resultant signals from the DUTs for further analysis to determine whether they meet certain predefined specifications.
- FIG. 2A illustrates a set of DUTs 200 , among which a BIST die 100 as shown in FIG. 1 is implemented in accordance with one embodiment of the present invention.
- the set of DUTs 200 for example, includes 99 DUTs 202 arranged in a 10 ⁇ 10 array.
- the multiplexer within the BIST die 100 is connected to each DUT within the set 200 through signal buses routed along the scribe lines, which are shown as the dark lines in this figure.
- Each DUT 202 includes a set of tacks 204 that are extended from the circuit region of the DUT 202 to its surrounding scribe lines to form electrical connections between the electrical components within the DUT 202 and the signal buses on the scribe lines.
- a test apparatus When a DUT is being tested, a test apparatus (not shown in the figure) generates testing signals, address signals, and power signals to the multiplexer within the BIST die 100 through contacts formed by its probes and the probing pads on the BIST die 100 .
- the multiplexer utilizes the information carrier by the address signals to select one or more DUTs for testing. Power and test signals are passed onto the selected DUTs via the signal buses.
- the set of tacks extended from the selected DUT to the scribe line allow the DUT to receive test signals and power from the signal buses.
- FIG. 2A only shows 99 DUTs, in real applications, the BIST die 100 may be implemented among a set of DUTs with a much larger number, such that the probes will not need to be repositioned for any DUT selected from the set.
- FIG. 2B illustrates an enlarged diagram 206 showing the DUT 202 and the multiplexer 102 of the BIST die are connected via signal buses along the scribe lines in accordance with one embodiment of the present invention.
- the multiplexer 102 is coupled with the signal buses along an X scribe line 230 and a Y scribe line 232 , and it is designed to select a DUT within the array based on the address information provided by address signals received at the address probing pad from an external test apparatus.
- the multiplexer 102 has a number of ports designed for receiving signals from the probes of the test apparatus that are in contact with its probing pads.
- the multiplexer 102 includes a set of RF testing signal ports 208 , a set of address ports 210 , and a set of power input ports 212 .
- the multiplexer 102 will provide power and RF test signals received at its power and RF ports to the DUT 202 through the signal buses along the scribe lines.
- the DUT 202 can convert RF power received from the multiplexer 102 into DC power for operation. In such case, the multiplexer 102 will provide only the RF signals without the power signals.
- the integrated circuits in the DUT 202 is surrounded by a seal ring 214 that is designed to protect the electrical components within the DUT 202 from the outside environment, once it is cut out from the semiconductor wafer.
- the DUT 202 is coupled with the signal buses along the X scribe line 230 and a Y scribe line 234 via the tacks disposed there between.
- the tacks are metal traces deposited at the edges of the DUT 202 , and extended to the signal buses on the scribe line.
- metal traces are designed to deliver signals, such as the RF test signals, from the multiplexer 102 into the DUT 202 , and they are laid on the space of the scribe lines that will eventually be cut off when the dice are separated.
- a plurality of feed-through paths 216 are constructed through the seal ring 214 for the metal traces to contact with the electrical components within the DUT 202 .
- the DUT 202 has a number of ports used for receiving signals from the tacks passing though the seal ring 214 .
- FIG. 2C illustrates a cross-sectional view of the seal ring 214 , across which the feed-through paths 216 are disposed, in accordance with one embodiment of the present invention.
- the feed-through paths 216 can be formed on any metallization layer. In another embodiment, multiple feed-through paths 216 may be used for complex applications, where the feed-through paths 216 are electrically connected with one another through vias, if required.
- FIG. 3A illustrates a block diagram of a test system 300 designed for testing a large quantity of RF dice on a semiconductor wafer 306 in accordance with one embodiment of the present invention.
- the test system 300 includes a test apparatus 302 and a probe array 304 .
- the test apparatus 302 further includes a plurality of matching modules 308 , a plurality of RF testers 310 , and a control device 312 .
- the semiconductor wafer 306 contains a large number of RF dice grouped into hundreds of sets of DUTs.
- Each set of DUTs includes at least one test chip such as the BIST die 100 shown in FIG. 1 .
- Several thousands of DUTs with the set can be selected and tested for each placement of probes based on the address information provided to the BIST die 100 by the control device 312 via an addressing bus 313 and the probe array 304 .
- This addressing bus 313 essentially provides X and Y coordinates that are designated by the control device 312 and received by the probe array 304 .
- the probe array 304 provides physical connections to the BIST die 100 which, based on the X and Y coordinates provided by the addressing bus 313 , selects one or more DUTs for testing.
- RF test input signals are provided to the selected DUTs, and the output test signals from the selected DUTs then travel through the multiplexer within the BIST die and the probe array 304 to reach the matching modules 308 via a set of RF cables 304 C.
- the matching modules 308 are designed to couple the RF signals between the probe array 304 and the RF testers 310 .
- the signals output from the selected DUTs can be sent to the RF tester 310 and control device 312 for further analysis to determine whether they meet certain predetermined specifications.
- FIG. 3B illustrates an impedance matching circuit 314 that can be implemented in the matching module 308 shown in FIG. 3A in accordance with one embodiment of the present invention.
- the impedance matching circuit 314 which includes inductors 316 , 318 and a capacitor 320 , is implemented between an antenna interface 324 coupled to the probe array 304 shown in FIG. 3A and an RF tester 322 .
- the inductors 316 and 318 are serially connected with the capacitor connected there between in parallel in order to couple RF signals between the antenna interface 324 and the RF tester 322 .
- the matching circuit 314 allows RF signals to be converted into DC signals, thereby allowing the test apparatus 302 to test RF dice on the semiconductor wafer 306 , as shown in FIG. 3A .
- FIG. 3C illustrates a transformer circuit 326 that can also be implemented in the matching module 308 shown in FIG. 3A in accordance with one embodiment of the present invention.
- the transformer circuit 326 includes two inductors 328 and 330 , and is implemented between an antenna interface 334 coupled to the probe array 304 shown in FIG. 3A and a RF tester 332 .
- the transformer circuit 326 allows RF signals to be converted into DC signals, thereby allowing the test apparatus 302 to test RF dice on the semiconductor wafer 306 , as shown in FIG. 3A .
- One of the advantages of the invention is that the time needed for testing a semiconductor wafer can be reduced significantly due to a reduced number of probe repositioning.
- the dices can be grouped into 555 sets with each having 114 dice.
- the probes only need to be repositioned 555 times to complete the test of the wafer.
- the probes may need to be repositioned 79,920 times to complete the test.
- the proposed test scheme can reduce the test time significantly, thereby reducing the manufacturing costs of the wafer.
- Another advantage of the invention is that the proposed scheme with the antenna coupling device can be used to test RF dice, which may not be readily tested by conventional test schemes.
- the BIST dice and regular dice can be constructed on a semiconductor wafer by various processes.
- a mask set is used to form both the BIST dice and regular dice on the semiconductor wafer.
- a layer of photoresist material is coated over the wafer, and then exposed to light for transferring circuit patterns from the mask set to the photoresist layer.
- the transferred patterns include those for the regular dice and those for the BIST dice.
- one mask set would be sufficient.
- two mask sets are used to form the BIST dice and regular dices on a semiconductor wafer.
- One of the mask sets includes patterns for making the regular dice and the other mask set includes patterns for making the BIST dice.
- two separate photolithography processes will be needed to transfer the patterns from the two mask sets to the photoresist layer coated on the semiconductor wafer for forming the two types of dice.
Abstract
A semiconductor wafer includes a set of dice under test connected together by a plurality of signal buses; and at least one test die designed for carrying out tests of the dice under test, having a set of pads to be connected to one or more probes of an external test apparatus, and at least one multiplexer connected with the set of dice under test via the signal buses, such that the test die is capable of receiving signals from the external test apparatus to select any die under test within the set via the multiplexer and the signal buses without repositioning the probes.
Description
- The present invention relates generally to integrated circuit (IC) designs, and more particularly to an apparatus for testing a large number of dice on a semiconductor wafer without repositioning test probes.
- A semiconductor wafer typically contains a large number of dice constructed on a round-shaped semiconductor substrate. Each die embodies a complex integrated circuit formed by semiconductor processing technology, such as chemical vapor deposition, thermal oxidation, ion implantation, lithography, etching, and metallization, to carry out certain functionalities. These dice need to be tested to determine whether they meet predefined specifications, before they can be separated from the wafer for individual package. Conventionally, each die may include one or more pads that can be used to form electrical contacts with test probes of an external test machine. The test machine sends out test signals and receives resultant signals to and from the die under test (DUT) via the test probes and the pads. The resultant signal contains information with respect to the DUT, and can be further analyzed by the test machine to determine whether the DUT meet those predefined specifications.
- One drawback of the conventional die testing scheme is that it is very time consuming. Every time when the test machine tests a new die, the test probes need to be repositioned from a previous DUT to form electrical contacts with the pads of the new die. Every repositioning of probes may take seconds, and a semiconductor wafer usually contains tens to tens of thousands of dice. As a result, a complete test for a semiconductor wafer usually requires a long time, which often represents a significant portion of the manufacturing cost for each die. As the semiconductor processing technology advances, the number of dice on a semiconductor wafer increases significantly, and therefore the manufacturing cost of die also increases dramatically due to the prolonged die testing procedure.
- For example, conventional probe testing can only be performed on a few unsorted dice, typically less than 20 DUTs, for each time that the probes are positioned. In order to perform tests on a larger number of DUTs, the probes need to be repositioned. Supposing that 80,000 DUTs on a semiconductor wafer need to be tested, a really long period of time will be needed just for repositioning the probes. In the time-conscious of semiconductor industry, the cost incurred by the testing time is often unacceptable.
- As such, desirable in the art of IC designs is an apparatus for testing a large number of dice on a semiconductor wafer without repositioning test probes.
- The present invention discloses an apparatus for testing a large number of dice on a semiconductor wafer without repositioning test probes. One embodiment of the invention is described herein for explaining the principles of the invention. In the embodiment, the apparatus is embodied as a semiconductor wafer, which includes a set of dice under test connected together by a plurality of signal buses; and at least one test die designed for carrying out tests of the dice under test, having a set of pads to be connected to one or more probes of an external test apparatus, and at least one multiplexer connected with the set of dice under test via the signal buses, such that the test die is capable of receiving signals from the external test apparatus to select any die under test within the set via the multiplexer and the signal buses without repositioning the probes.
- The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the accompanying drawings.
-
FIG. 1 illustrates a block diagram of a built-in self test (BIST) die used for multiplexing test signals to a selected DUT on a semiconductor wafer in accordance with one embodiment of the present invention. -
FIG. 2A illustrates a set of DUTs, among which a BIST die is implemented, in accordance with one embodiment of the present invention. -
FIG. 2B illustrates a diagram showing a DUT connected to the BIST die via signal buses routed along the scribe lines in accordance with one embodiment of the present invention. -
FIG. 2C illustrates a cross-sectional view of the seal ring in accordance with one embodiment of the present invention. -
FIG. 3A illustrates a block diagram of a test system designed for testing a plurality of RF dice in accordance with one embodiment of the present invention. -
FIG. 3B illustrates an impedance matching circuit that can be implemented in a matching module of the test system shown inFIG. 3A in accordance with one embodiment of the present invention. -
FIG. 3C illustrates a transformer circuit that can be implemented in a matching module of the test system shown inFIG. 3A in accordance with one embodiment of the present invention. - This invention describes an apparatus for testing a large number of dice on a semiconductor wafer without repositioning test probes. The following merely illustrates various embodiments of the present invention for purposes of explaining the principles thereof. It is understood that those skilled in the art will be able to devise various equivalents that, although not explicitly described herein, embody the principles of this invention.
-
FIG. 1 illustrates a block diagram of a BIST die 100 implemented for performing circuit probing test for RF dice on a semiconductor wafer in accordance with one embodiment of the present invention. It is noted that the RF dice are used merely as an example to explain the principles of the invention, which can be applied to other types of dice, and by no means are limited to RF dice. - The BIST die 100 includes a
multiplexer 102, a set oftest probing pads 104, a set ofaddress probing pads 106, and a set of powersupply probing pads 108. Theprobing pads pad array 110. Themultiplexer 102 has a plurality ofports 102 a through 102 j connected to a plurality of signal buses, including the buses extended to thepad array 110 and the buses extended to other dice on the semiconductor wafer. During test operation, theprobing pads multiplexer 102 is also coupled withsignal buses multiplexer 102 with address information received at theaddress probing pads 106 from the test apparatus. When a particular DUT is selected by theBIST die 100, it can be powered up quickly using the power received at the powersupply probing pads 108 from the test apparatus or using the DC power converted from an RF signal generated by the test apparatus with the DUT or the BIST die. Various tests can be performed on the selected DUT based on the test signals received at thetest probing pads 104 from the test apparatus. In this embodiment, the BIST die 100 is embedded among the dice under test on the semiconductor wafer. - In another embodiment, the
multiplexer 102 can be implemented on a probe card, instead of a semiconductor wafer. Themultiplexer 102 on the probe card includes a number of ports that allow the multiplexer to couple with a test apparatus for receiving and transmitting test signals, address signals, and power signals there between. The probe card further includes a number of probes for forming electrical contacts with the DUTs on the semiconductor wafer. In this embodiment where the probe card is used to test RF DUTs, the probes at minimum includes two RF probes for passing RF test signals, two power probes for supplying power, and three digital probes for passing address signals. The semiconductor wafer can be implemented with a number of pads that function as accesses to the DUTs through signal buses routed along the scribe lines. The probes can be placed on the pads of the semiconductor wafer to form one or more signal paths among the DUTs and the test apparatus. The test apparatus can select one or more DUTs, sends out RF test signals, and receives resultant signals from the DUTs for further analysis to determine whether they meet certain predefined specifications. -
FIG. 2A illustrates a set ofDUTs 200, among which aBIST die 100 as shown inFIG. 1 is implemented in accordance with one embodiment of the present invention. The set ofDUTs 200, for example, includes 99DUTs 202 arranged in a 10×10 array. The multiplexer within theBIST die 100 is connected to each DUT within theset 200 through signal buses routed along the scribe lines, which are shown as the dark lines in this figure. EachDUT 202 includes a set oftacks 204 that are extended from the circuit region of theDUT 202 to its surrounding scribe lines to form electrical connections between the electrical components within theDUT 202 and the signal buses on the scribe lines. - When a DUT is being tested, a test apparatus (not shown in the figure) generates testing signals, address signals, and power signals to the multiplexer within the BIST die 100 through contacts formed by its probes and the probing pads on the BIST die 100. The multiplexer utilizes the information carrier by the address signals to select one or more DUTs for testing. Power and test signals are passed onto the selected DUTs via the signal buses. The set of tacks extended from the selected DUT to the scribe line allow the DUT to receive test signals and power from the signal buses. It is noted that although
FIG. 2A only shows 99 DUTs, in real applications, the BIST die 100 may be implemented among a set of DUTs with a much larger number, such that the probes will not need to be repositioned for any DUT selected from the set. -
FIG. 2B illustrates an enlarged diagram 206 showing theDUT 202 and themultiplexer 102 of the BIST die are connected via signal buses along the scribe lines in accordance with one embodiment of the present invention. Themultiplexer 102 is coupled with the signal buses along anX scribe line 230 and aY scribe line 232, and it is designed to select a DUT within the array based on the address information provided by address signals received at the address probing pad from an external test apparatus. Themultiplexer 102 has a number of ports designed for receiving signals from the probes of the test apparatus that are in contact with its probing pads. In this embodiment, themultiplexer 102 includes a set of RFtesting signal ports 208, a set ofaddress ports 210, and a set ofpower input ports 212. When theDUT 202 is selected using the address information received at theaddress ports 210, themultiplexer 102 will provide power and RF test signals received at its power and RF ports to theDUT 202 through the signal buses along the scribe lines. It is noted that in one embodiment, theDUT 202 can convert RF power received from themultiplexer 102 into DC power for operation. In such case, themultiplexer 102 will provide only the RF signals without the power signals. - The integrated circuits in the
DUT 202 is surrounded by aseal ring 214 that is designed to protect the electrical components within theDUT 202 from the outside environment, once it is cut out from the semiconductor wafer. TheDUT 202 is coupled with the signal buses along theX scribe line 230 and aY scribe line 234 via the tacks disposed there between. The tacks, not shown inFIG. 2B , are metal traces deposited at the edges of theDUT 202, and extended to the signal buses on the scribe line. These metal traces are designed to deliver signals, such as the RF test signals, from themultiplexer 102 into theDUT 202, and they are laid on the space of the scribe lines that will eventually be cut off when the dice are separated. In order for the connection to be made between theDUT 202 and the signal buses, a plurality of feed-throughpaths 216 are constructed through theseal ring 214 for the metal traces to contact with the electrical components within theDUT 202. TheDUT 202 has a number of ports used for receiving signals from the tacks passing though theseal ring 214. -
FIG. 2C illustrates a cross-sectional view of theseal ring 214, across which the feed-throughpaths 216 are disposed, in accordance with one embodiment of the present invention. The feed-throughpaths 216 can be formed on any metallization layer. In another embodiment, multiple feed-throughpaths 216 may be used for complex applications, where the feed-throughpaths 216 are electrically connected with one another through vias, if required. -
FIG. 3A illustrates a block diagram of atest system 300 designed for testing a large quantity of RF dice on asemiconductor wafer 306 in accordance with one embodiment of the present invention. Thetest system 300 includes atest apparatus 302 and aprobe array 304. Thetest apparatus 302 further includes a plurality of matchingmodules 308, a plurality ofRF testers 310, and acontrol device 312. - In this embodiment, the
semiconductor wafer 306 contains a large number of RF dice grouped into hundreds of sets of DUTs. Each set of DUTs includes at least one test chip such as the BIST die 100 shown inFIG. 1 . Several thousands of DUTs with the set can be selected and tested for each placement of probes based on the address information provided to the BIST die 100 by thecontrol device 312 via an addressingbus 313 and theprobe array 304. This addressingbus 313 essentially provides X and Y coordinates that are designated by thecontrol device 312 and received by theprobe array 304. Theprobe array 304 provides physical connections to the BIST die 100 which, based on the X and Y coordinates provided by the addressingbus 313, selects one or more DUTs for testing. During test operation, RF test input signals are provided to the selected DUTs, and the output test signals from the selected DUTs then travel through the multiplexer within the BIST die and theprobe array 304 to reach the matchingmodules 308 via a set ofRF cables 304C. The matchingmodules 308 are designed to couple the RF signals between theprobe array 304 and theRF testers 310. Thus, the signals output from the selected DUTs can be sent to theRF tester 310 andcontrol device 312 for further analysis to determine whether they meet certain predetermined specifications. -
FIG. 3B illustrates animpedance matching circuit 314 that can be implemented in thematching module 308 shown inFIG. 3A in accordance with one embodiment of the present invention. Theimpedance matching circuit 314, which includesinductors capacitor 320, is implemented between anantenna interface 324 coupled to theprobe array 304 shown inFIG. 3A and anRF tester 322. Theinductors antenna interface 324 and theRF tester 322. Thematching circuit 314 allows RF signals to be converted into DC signals, thereby allowing thetest apparatus 302 to test RF dice on thesemiconductor wafer 306, as shown inFIG. 3A . -
FIG. 3C illustrates atransformer circuit 326 that can also be implemented in thematching module 308 shown inFIG. 3A in accordance with one embodiment of the present invention. Thetransformer circuit 326 includes twoinductors antenna interface 334 coupled to theprobe array 304 shown inFIG. 3A and aRF tester 332. Thetransformer circuit 326 allows RF signals to be converted into DC signals, thereby allowing thetest apparatus 302 to test RF dice on thesemiconductor wafer 306, as shown inFIG. 3A . - One of the advantages of the invention is that the time needed for testing a semiconductor wafer can be reduced significantly due to a reduced number of probe repositioning. For example where a semiconductor wafer has 79,920 dice, the dices can be grouped into 555 sets with each having 114 dice. In this example, the probes only need to be repositioned 555 times to complete the test of the wafer. However, in a conventional test scheme, the probes may need to be repositioned 79,920 times to complete the test. As a result, the proposed test scheme can reduce the test time significantly, thereby reducing the manufacturing costs of the wafer. Another advantage of the invention is that the proposed scheme with the antenna coupling device can be used to test RF dice, which may not be readily tested by conventional test schemes.
- The BIST dice and regular dice can be constructed on a semiconductor wafer by various processes. In one embodiment of the present invention, a mask set is used to form both the BIST dice and regular dice on the semiconductor wafer. During photolithography processes, a layer of photoresist material is coated over the wafer, and then exposed to light for transferring circuit patterns from the mask set to the photoresist layer. The transferred patterns include those for the regular dice and those for the BIST dice. Thus, one mask set would be sufficient. In another embodiment of the present invention, two mask sets are used to form the BIST dice and regular dices on a semiconductor wafer. One of the mask sets includes patterns for making the regular dice and the other mask set includes patterns for making the BIST dice. As such, two separate photolithography processes will be needed to transfer the patterns from the two mask sets to the photoresist layer coated on the semiconductor wafer for forming the two types of dice.
- The above illustration provides many different embodiments or embodiments for implementing different features of the invention. Specific embodiments of components and processes are described to help clarify the invention. These are, of course, merely embodiments and are not intended to limit the invention from that described in the claims.
- Although the invention is illustrated and described herein as embodied in one or more specific examples, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims. Accordingly, it is appropriate that the appended claims be construed broadly and in a manner consistent with the scope of the invention, as set forth in the following claims.
Claims (20)
1. A semiconductor wafer comprising:
a set of dice under test (DUT) connected together by a plurality of signal buses; and
at least one built-in self test (BIST) die including at least one multiplexer designed for multiplexing test signals to a selected DUT on the semiconductor wafer for carrying out tests of the dice under test, the BIST die having a set of pads to be connected to one or more probes of an external test apparatus, and
wherein the at least one multiplexer being connected with the set of dice under test via the signal buses, such that the BIST die is capable of receiving signals from the external test apparatus to select any die under test within the set via the multiplexer and the signal buses without repositioning the probes.
2. The semiconductor wafer of claim 1 wherein the set of pads comprises one or more test probing pads for receiving test signals from the external test apparatus via the probes.
3. The semiconductor wafer of claim 1 wherein the set of pads comprises one or more address probing pads for receiving address signals indicating an address of at least one die under test from the external test apparatus via the probes.
4. The semiconductor wafer of claim 1 wherein the set of pads comprises one or more power supply probing pads for receiving power from the external test apparatus via the probes.
5. The semiconductor wafer of claim 1 wherein the signal buses are routed along scribe lines among the dice under test.
6. The semiconductor wafer of claim 5 wherein each die under test has a seal ring with one or more feed-through paths, through which one or more tacks are disposed to form electrical connections between the signal buses and electrical components within the seal ring.
7. The semiconductor wafer of claim 6 wherein the die under test is a radio frequency (RF) chip.
8. A test system comprising:
a semiconductor wafer having a set of dice under test connected together by a plurality of signal buses, and at least one built-in self test BIST die designed for carrying out tests of the dice under test, wherein the BIST includes at least one multiplexer;
a set of probes connected to one or more pads on the BIST die;
a test apparatus coupled to the probes for sending test signals to one or more selected dice under test, and for receiving output signals from the selected dice under test for analysis through the multiplexer,
wherein the multiplexer is connected to the dice under test via the signal buses, such that the BIST die is capable of receiving signals from the test apparatus to select any die under test within the set without repositioning the probes.
9. The system of claim 8 wherein the pads comprise one or more test probing pads for receiving test signals from the test apparatus via the probes, one or more address probing pads for receiving address signals indicating an address of at least one die under test from the test apparatus via the probes, and one or more power supply probing pads for receiving power from the test apparatus via the probes.
10. The system of claim 8 wherein the signal buses are routed along scribe lines among the dice under test.
11. The system of claim 10 wherein each die under test has a seal ring with one or more feed-through paths, through which one or more tacks are disposed to form electrical connections between the signal buses and electrical components within the seal ring.
12. The system of claim 8 wherein the regular die is a radio frequency (RF) chip.
13. The system of claim 12 wherein the set of probes comprises at least two test signal probes for passing test signals, at least three address probes for passing address signals to select one or more dice under test, and at least two power probes for providing the test die with power.
14. The system of claim 13 wherein the test apparatus comprises a control device coupled to the probes for generating the address signals.
15. The system of claim 14 wherein the test apparatus comprises at least one RF tester coupled between the control device and at least one matching module that couples RF signals between the RF tester and an antenna interface for signals output from the test die.
16. The system of claim 15 wherein the matching module is a transformer or an impedance matching circuit constructed by at least one inductor and at least one capacitor.
17. A probe card for testing a set of dice under test on a semiconductor wafer, comprising:
at least one set of probes to be connected to one or more pads or a built-in self test (BIST) die on the semiconductor wafer for providing accesses to the dice under test via signal buses there among;
at least one multiplexer located within the BIST die and coupled to the probes, having one or more ports for receiving and sending signals from and to an external test apparatus;
wherein when the test probes are in contact with the pads and the ports are connected to the external test apparatus, the external test apparatus can select any die under test within the set without repositioning the probes.
18. The probe card of claim 17 wherein the probes comprises at least one radio frequency (RF) probes for passing RF test signals, at least two power probes for providing power, and at least three digital probes for passing address signals.
19. The probe card of claim 17 wherein the signal buses are routed along scribe lines among the dice under test.
20. The probe card of claim 17 wherein each die under test has a seal ring with one or more feed-through paths, through which one or more tacks are disposed to form electrical connections between the signal buses and electrical components within the seal ring.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/600,973 US20080116910A1 (en) | 2006-11-17 | 2006-11-17 | Apparatus for mass die testing |
US12/772,928 US8125235B2 (en) | 2006-11-17 | 2010-05-03 | Apparatus for mass die testing |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/600,973 US20080116910A1 (en) | 2006-11-17 | 2006-11-17 | Apparatus for mass die testing |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/772,928 Division US8125235B2 (en) | 2006-11-17 | 2010-05-03 | Apparatus for mass die testing |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080116910A1 true US20080116910A1 (en) | 2008-05-22 |
Family
ID=39416302
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/600,973 Abandoned US20080116910A1 (en) | 2006-11-17 | 2006-11-17 | Apparatus for mass die testing |
US12/772,928 Expired - Fee Related US8125235B2 (en) | 2006-11-17 | 2010-05-03 | Apparatus for mass die testing |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/772,928 Expired - Fee Related US8125235B2 (en) | 2006-11-17 | 2010-05-03 | Apparatus for mass die testing |
Country Status (1)
Country | Link |
---|---|
US (2) | US20080116910A1 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080209293A1 (en) * | 2005-05-04 | 2008-08-28 | National Tsing Hua University | Probing system for integrated circuit devices |
US20100045315A1 (en) * | 2008-08-19 | 2010-02-25 | Silverbrook Research Pty Ltd | Diagnostic probe assembly for printhead integrated circuitry |
US20110050273A1 (en) * | 2009-08-25 | 2011-03-03 | Ssu-Pin Ma | Fast testable wafer and wafer test method |
US20110095780A1 (en) * | 2009-10-23 | 2011-04-28 | Yoshirou Nakata | Wafer inspection device and semiconductor wafer inspection method using the same |
US20130265068A1 (en) * | 2012-04-10 | 2013-10-10 | International Business Machines Corporation | Built-in self-test method and structure |
US20140368227A1 (en) * | 2013-06-18 | 2014-12-18 | International Business Machines Corporation | In-line measurement of transistor device cut-off frequency |
US10497820B1 (en) * | 2018-06-01 | 2019-12-03 | Globalfoundries Singapore Pte. Ltd. | Wedge-shaped fiber array on a silicon-photonic device and method for producing the same |
US10497630B2 (en) * | 2018-04-05 | 2019-12-03 | Texas Instruments Incorporated | High density wafer level test module |
US11488879B2 (en) * | 2019-12-30 | 2022-11-01 | Micron Technology, Inc. | Methods and apparatuses to wafer-level test adjacent semiconductor die |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8638114B2 (en) * | 2009-12-08 | 2014-01-28 | Qualcomm Incorporated | Transformer within wafer test probe |
US9372227B2 (en) * | 2013-03-11 | 2016-06-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated circuit test system and method |
WO2018160954A1 (en) | 2017-03-02 | 2018-09-07 | Walmart Apollo, Llc | Systems and methods for testing smart card operation |
US11467207B2 (en) | 2020-12-23 | 2022-10-11 | Industrial Technology Research Institute | Massive testing of micro integrated circuit |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5838163A (en) * | 1992-07-02 | 1998-11-17 | Lsi Logic Corporation | Testing and exercising individual, unsingulated dies on a wafer |
US20020186004A1 (en) * | 2000-08-14 | 2002-12-12 | Prazeres Da Costa Homem Cristo | Method for manufacturing smart card and identification devices and the like |
US20060125508A1 (en) * | 2004-12-15 | 2006-06-15 | Impinj, Inc. | On wafer testing of RFID tag circuit with pseudo antenna signal |
US20070013401A1 (en) * | 1993-11-16 | 2007-01-18 | Formfactor, Inc. | Wafer-level burn-in and test |
US20070040447A1 (en) * | 2005-06-01 | 2007-02-22 | Samsung Electronics Co., Ltd. | Diode circuit having passive element property, impedance modulator including the diode circuit, and DC source including the diode circuit |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6246250B1 (en) * | 1998-05-11 | 2001-06-12 | Micron Technology, Inc. | Probe card having on-board multiplex circuitry for expanding tester resources |
US20070040047A1 (en) * | 2005-08-19 | 2007-02-22 | William Gentry Riley | Airbrush with external chucking nut |
-
2006
- 2006-11-17 US US11/600,973 patent/US20080116910A1/en not_active Abandoned
-
2010
- 2010-05-03 US US12/772,928 patent/US8125235B2/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5838163A (en) * | 1992-07-02 | 1998-11-17 | Lsi Logic Corporation | Testing and exercising individual, unsingulated dies on a wafer |
US20070013401A1 (en) * | 1993-11-16 | 2007-01-18 | Formfactor, Inc. | Wafer-level burn-in and test |
US20020186004A1 (en) * | 2000-08-14 | 2002-12-12 | Prazeres Da Costa Homem Cristo | Method for manufacturing smart card and identification devices and the like |
US20060125508A1 (en) * | 2004-12-15 | 2006-06-15 | Impinj, Inc. | On wafer testing of RFID tag circuit with pseudo antenna signal |
US20070040447A1 (en) * | 2005-06-01 | 2007-02-22 | Samsung Electronics Co., Ltd. | Diode circuit having passive element property, impedance modulator including the diode circuit, and DC source including the diode circuit |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080209293A1 (en) * | 2005-05-04 | 2008-08-28 | National Tsing Hua University | Probing system for integrated circuit devices |
US7904768B2 (en) * | 2005-05-04 | 2011-03-08 | National Tsing Hua University | Probing system for integrated circuit devices |
US20100045315A1 (en) * | 2008-08-19 | 2010-02-25 | Silverbrook Research Pty Ltd | Diagnostic probe assembly for printhead integrated circuitry |
US7866784B2 (en) * | 2008-08-19 | 2011-01-11 | Silverbrook Research Pty Ltd | Diagnostic probe assembly for printhead integrated circuitry |
US20110050273A1 (en) * | 2009-08-25 | 2011-03-03 | Ssu-Pin Ma | Fast testable wafer and wafer test method |
US8400182B2 (en) * | 2009-10-23 | 2013-03-19 | Panasonic Corporation | Wafer inspection device and semiconductor wafer inspection method using the same |
US20110095780A1 (en) * | 2009-10-23 | 2011-04-28 | Yoshirou Nakata | Wafer inspection device and semiconductor wafer inspection method using the same |
US8638118B2 (en) | 2009-10-23 | 2014-01-28 | Panasonic Corporation | Wafer inspection device |
US20130265068A1 (en) * | 2012-04-10 | 2013-10-10 | International Business Machines Corporation | Built-in self-test method and structure |
US8890557B2 (en) * | 2012-04-10 | 2014-11-18 | International Business Machines Corporation | Built-in self-test method and structure |
US20140368227A1 (en) * | 2013-06-18 | 2014-12-18 | International Business Machines Corporation | In-line measurement of transistor device cut-off frequency |
US9297853B2 (en) * | 2013-06-18 | 2016-03-29 | Globalfoundries Inc. | In-line measurement of transistor device cut-off frequency |
US10497630B2 (en) * | 2018-04-05 | 2019-12-03 | Texas Instruments Incorporated | High density wafer level test module |
US10497820B1 (en) * | 2018-06-01 | 2019-12-03 | Globalfoundries Singapore Pte. Ltd. | Wedge-shaped fiber array on a silicon-photonic device and method for producing the same |
US11488879B2 (en) * | 2019-12-30 | 2022-11-01 | Micron Technology, Inc. | Methods and apparatuses to wafer-level test adjacent semiconductor die |
Also Published As
Publication number | Publication date |
---|---|
US20100244879A1 (en) | 2010-09-30 |
US8125235B2 (en) | 2012-02-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8125235B2 (en) | Apparatus for mass die testing | |
US6871307B2 (en) | Efficient test structure for non-volatile memory and other semiconductor integrated circuits | |
TWI387762B (en) | Test system and test substrate unit | |
CN101946182B (en) | Improved probe card for testing integrated circuits | |
US6853206B2 (en) | Method and probe card configuration for testing a plurality of integrated circuits in parallel | |
US6909297B2 (en) | Probe card | |
JP2010223960A (en) | Method, apparatus, and system of parallel test for integrated circuit | |
JP2014062925A (en) | Signal measurement device | |
KR100891328B1 (en) | Parallel type test system for semiconductor device and method of testing semiconductor device in parallel | |
US6724181B2 (en) | Method of calibrating a test system for semiconductor components, and test substrate | |
US20060170437A1 (en) | Probe card for testing a plurality of semiconductor chips and method thereof | |
KR100313185B1 (en) | Method and system for testing integrated circuit devices at the wafer level | |
KR102256750B1 (en) | A interfacing device for semiconductor tester and handler having different DUT map and A semiconductor test equipment having the same | |
US20110254579A1 (en) | Semiconductor test method and semiconductor test system | |
US7285973B1 (en) | Methods for standardizing a test head assembly | |
US8283940B2 (en) | Probe device, processing device, and probe testing method | |
US6490537B1 (en) | Data communication method and data communication system | |
Bahukudumbi et al. | Wafer-level testing and test during burn-in for integrated circuits | |
JP3865185B2 (en) | Semiconductor device, test apparatus and test method thereof | |
CN113224034B (en) | Wafer and photomask | |
KR20090075515A (en) | Probe card and test apparatus comprising the same | |
US6448796B1 (en) | Selective netlist to test fine pitch multi-chip semiconductor | |
US20050122124A1 (en) | Semiconductor manufacturing device and semiconductor manufacturing method | |
JP4137082B2 (en) | Semiconductor device testing equipment | |
JP2007012709A (en) | Semiconductor inspection device, and inspection method of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TAIW Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HUNG, TSUNG-YANG;REEL/FRAME:018588/0332 Effective date: 20061116 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |