US20080006866A1 - Semiconductor devices with shallow trench isolation and methods of fabricating the same - Google Patents

Semiconductor devices with shallow trench isolation and methods of fabricating the same Download PDF

Info

Publication number
US20080006866A1
US20080006866A1 US11/812,581 US81258107A US2008006866A1 US 20080006866 A1 US20080006866 A1 US 20080006866A1 US 81258107 A US81258107 A US 81258107A US 2008006866 A1 US2008006866 A1 US 2008006866A1
Authority
US
United States
Prior art keywords
trench
well
forming
region
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/812,581
Inventor
In-Jung Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LEE, IN-JUNG
Publication of US20080006866A1 publication Critical patent/US20080006866A1/en
Priority to US12/656,172 priority Critical patent/US8053309B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B99/00—Subject matter not provided for in other groups of this subclass
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
    • H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
    • H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40—Capacitors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
    • H01L29/66181—Conductor-insulator-semiconductor capacitors, e.g. trench capacitors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H10B12/038—Making the capacitor or connections thereto the capacitor being in a trench in the substrate
    • H10B12/0387—Making the trench

Definitions

  • Example embodiments relate to semiconductor devices. Also, example embodiments relate to semiconductor devices including a capacitor in a shallow trench isolation (STI) structure, and methods of fabricating the semiconductor devices.
  • STI shallow trench isolation
  • a capacitor of a semiconductor device is formed to improve the protection of the semiconductor device against electromagnetic interference (EMI) and to facilitate voltage stabilization.
  • the capacitor may be a depletion NMOS capacitor, a polysilicon-insulator-polysilicon (PIP) capacitor, a metal-insulator-metal (MIM) capacitor, and the like.
  • PIP polysilicon-insulator-polysilicon
  • MIM metal-insulator-metal
  • Example embodiments provide semiconductor devices that may be fabricated in a simple process to have a reduced chip size, and methods of fabricating the semiconductor devices.
  • semiconductor devices may include a semiconductor substrate that includes first and second regions; first, second, and third insulating layers; a capacitor dielectric layer that includes first and second dielectric layers; a gate insulating layer formed on the first and second regions; a gate formed on the gate insulating layer of the second region; a first capacitor electrode formed on the capacitor dielectric layer; and/or junction regions formed in the semiconductor substrate on sides of the gate.
  • the first region may include a first trench having a first depth.
  • the second region may include a second trench having a second depth.
  • the first insulating layer may be formed on an inner surface of the second trench.
  • the second insulating layer may be formed on the first insulating layer.
  • the third insulating layer may be formed on the second insulating layer.
  • the first dielectric layer may be formed on an inner surface of the first trench.
  • the second dielectric layer may be formed on the first dielectric layer.
  • the first insulating layer may be an oxide layer, such as a sidewall oxide layer, and/or the second insulating layer may be a nitride layer, such as a nitride layer liner.
  • the capacitor dielectric layer may further include a third dielectric layer, and the third dielectric layer may be the gate insulating layer formed on the second dielectric layer.
  • the first capacitor electrode may be composed of the same material as that of the gate.
  • the semiconductor substrate may function as a second capacitor electrode.
  • a bottom of the first trench may include one or more stripe-shaped recesses extending in the same direction, one or more mesh-shaped recesses, and/or one or more other shapes.
  • the semiconductor device may further include a first well, formed in the semiconductor substrate of the first region, and having a first junction depth greater than the first depth of the first trench, which may be formed in the first well; and/or a second well, formed in the semiconductor substrate of the second region, and having a second junction depth greater than the second depth of the second trench, which may be formed in the second well.
  • the first well may function as a second capacitor electrode.
  • the first junction depth of the first well may be greater than or equal to the second junction depth of the second well.
  • the first well may have the same conductivity type as the second well (i.e., the first and second wells may both be p-type wells or n-type wells) or the opposite conductivity type to that of the second well (i.e., the first well may be a p-type well, while the second well is an n-type well, or the first well may be an n-type well, while the second well is a p-type well).
  • the semiconductor device may further include a contact region formed in the semiconductor substrate of the first region spaced apart from the first trench and having the same conductivity type as the first well.
  • the semiconductor device may further include a first metal interconnection electrically connected to the first capacitor electrode; a second metal interconnection; a third metal interconnection electrically connected to the gate; and/or a fourth metal interconnection electrically connected to the junction region.
  • the second metal interconnection may be electrically connected to the semiconductor substrate or the first well.
  • a power voltage may be applied to the first metal interconnection and/or a ground voltage may be applied to the second metal interconnection.
  • a ground voltage may be applied to the first metal interconnection and/or a power voltage may be applied to the second metal interconnection.
  • the semiconductor substrate functions as a second capacitor electrode, a ground voltage may be applied to the first metal interconnection and/or a power voltage may be applied to the second metal interconnection.
  • methods of fabricating semiconductor devices may include preparing a semiconductor substrate that includes first and second regions; etching the semiconductor substrate to form a first trench, having a first depth, in the first region and a second trench, having a second depth, in the second region; forming first, second, and third insulating layers in the second trench; forming a capacitor dielectric layer that includes first and second dielectric layers in the first trench; forming a gate insulating layer on the first and second regions; forming a gate on the gate insulating layer of the second region; forming a first capacitor electrode on the capacitor dielectric layer; and/or forming junction regions in the semiconductor substrate on sides of the gate.
  • the semiconductor substrate may function as a second capacitor electrode, and/or at least portions of the first insulating layer, the second insulating layer, and the gate insulating layer that are disposed between the first and second capacitor electrodes may form an oxide-nitride-oxide (ONO) structure of a capacitor dielectric layer.
  • ONO oxide-nitride-oxide
  • the methods may further include, before forming the first and second trenches: forming a first well having a first junction depth greater than the first depth of the first trench in the semiconductor substrate of the first region, the first trench being formed in the first well; and/or forming a second well having a second junction depth greater than the second depth of the second trench in the semiconductor substrate of the second region, the second trench being formed in the second well.
  • the methods may further include, after forming the first trench and the second trench, but before forming the first insulating layer: forming a first well having a first junction depth greater than the first depth of the first trench in the semiconductor substrate of the first region, the first trench being formed in the first well; and/or forming a second well having a second junction depth greater than the second depth of the second trench in the semiconductor substrate of the second region, the second trench being formed in the second well.
  • the methods may further include, after removing the capacitor dielectric layer, but before forming the gate insulating layer: forming a first well having a first junction depth greater than the first depth of the first trench in the semiconductor substrate of the first region, the first trench being formed in the first well; and/or forming a second well having a second junction depth greater than the second depth of the second trench in the semiconductor substrate of the second region, the second trench being formed in the second well.
  • the first well may function as a second capacitor electrode, and/or at least portions of the first insulating layer, the second insulating layer, and the gate insulating layer that are formed between the first and second capacitor electrodes may form an ONO structure of a capacitor dielectric layer.
  • the forming of the junction regions may further include forming a contact region having the same conductivity type as the first well in the semiconductor substrate of the first region and/or spaced apart from the first trench.
  • the method may further include forming a first metal interconnection electrically connected to the first capacitor electrode, a second metal interconnection electrically connected to the semiconductor substrate or the first well, a third metal interconnection electrically connected to the gate, and/or a fourth metal interconnection electrically connected to one of the junction regions.
  • FIG. 1 is a sectional view illustrating a semiconductor device having a STI structure, according to an example embodiment
  • FIGS. 2A through 2J are sectional views illustrating methods of fabricating the semiconductor device of FIG. 1 , according to example embodiments.
  • FIGS. 3A through 3C are perspective views illustrating example embodiments of recesses formed on a bottom of a first trench of the semiconductor device of FIG. 1 .
  • first, second, third, etc. may be used herein to describe various elements, components, regions, layers, and/or sections, these elements, components, regions, layers, and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer, or section from another element, component, region, layer, or section. Thus, a first element, component, region, layer, or section discussed below could be termed a second element, component, region, layer, or section without departing from the teachings of the example embodiments.
  • FIG. 1 is a sectional view illustrating a semiconductor device having a STI structure, according to an example embodiment.
  • a semiconductor substrate 100 is provided that may include a first region 101 and/or a second region 105 .
  • the first region 101 may be an isolation region where an isolation layer is formed
  • the second region 105 may be a region where a device, for example, a metal-oxide semiconductor (MOS) transistor is formed.
  • MOS metal-oxide semiconductor
  • the semiconductor substrate 100 may include a first trench 121 formed in the first region 101 , and/or a second trench 125 formed in the second region 105 that may have a smaller size than that of the first trench 121 .
  • the first trench 121 and/or the second trench 125 may have a depth, for example, greater than or equal to about 4000 ⁇ and/or less than or equal to about 5000 ⁇ .
  • a first well 171 may be formed in the semiconductor substrate 100 of the first region 101 , and the first well 171 may have a greater junction depth than that of the first trench 121 .
  • the first well 171 may include an n-type well or a p-type well.
  • a second well 175 may be formed in the semiconductor substrate 100 of the second region 105 , and the second well 175 may have a greater junction depth than that of the second trench 125 .
  • the second well 175 may include an n-type well or a p-type well.
  • the second well 175 may have a junction depth that is less than or equal to that of the first well 171 .
  • the first well 171 and the second well 175 may have the same conductivity type as each other or different conductivity types from each other.
  • a first insulating layer 135 and/or a second insulating layer 145 may be formed on an inner wall of the second trench 125 of the second region 105 , and/or a third insulating layer 155 may be buried in the second trench 125 .
  • the first insulating layer 135 may include an oxide layer, such as a thermal oxide layer, as a sidewall oxide layer having a thickness, for example, greater than or equal to about 10 ⁇ and/or less than or equal to about 100 ⁇ .
  • the second insulating layer 145 may include a nitride layer as, for example, a liner having a thickness, for example, greater than or equal to about 100 ⁇ and/or less than or equal to about 200 ⁇ .
  • the third insulating layer 155 may include, for example, a high density plasma (HDP) oxide layer and/or a plasma tetraethylorthosilicate (P-TEOS) oxide layer.
  • HDP high density plasma
  • P-TEOS plasma
  • a fourth insulating layer 180 may be formed on the semiconductor substrate 100 .
  • a portion of the fourth insulating layer 180 corresponding to an active region in the second region 105 may function as a gate insulating layer 185 of a MOS transistor.
  • the fourth insulating layer 180 may include an oxide layer.
  • a gate 195 may be formed on the gate insulating layer 185 .
  • the gate 195 may include a polysilicon layer.
  • Junction regions 205 may be formed in the semiconductor substrate 100 of the active region at both sides of the gate 195 .
  • the junction regions 205 may function as source and/or drain regions of the MOS transistor, and the junction regions 205 may include high density impurity regions having a conductivity type opposite to that of the second well 175 .
  • the junction regions 205 may include, for example, high density p-type or n-type impurity regions.
  • the junction regions 205 may include a lightly doped drain (LDD) region.
  • LDD lightly doped drain
  • a capacitor may be formed in the first trench 121 of the first region 101 .
  • the first well 171 may function as a second electrode, for example, a lower electrode of the capacitor.
  • a capacitor dielectric layer 181 may be formed in the first trench 121 .
  • the capacitor dielectric layer 181 may include an ONO layer, for example, as a first dielectric layer 131 , a second dielectric layer 141 , and/or a third dielectric layer 182 .
  • the first dielectric layer 131 may be formed on an inner wall of the first trench 121 , and may include a layer similar to the first insulating layer 135 formed in the second trench 125 , for example, an oxide layer.
  • the second dielectric layer 141 may be formed on the first dielectric layer 131 , and may include a layer similar to the second insulating layer 145 formed in the second trench 125 , for example, a nitride layer.
  • the third dielectric layer 182 may include a layer similar to the gate insulating layer 185 , for example, an oxide layer.
  • a plate node 191 may be formed on the capacitor dielectric layer 181 .
  • the plate node 191 may include the same material as or similar material to that of the gate 195 of the MOS transistor, for example, a polysilicon layer.
  • the plate node 191 may function as a first electrode of the capacitor, for example, an upper electrode.
  • FIGS. 3A through 3C are perspective views illustrating example embodiments of recesses 121 a , 121 b , and/or 121 c formed on a bottom 122 of a first trench 121 of the semiconductor device of FIG. 1 .
  • the first trench 121 formed in the first region 101 may include the bottom 122 , including one or more of the recesses 121 a , 121 b , and/or 121 c , in order to increase the capacitance of the capacitor.
  • the bottom 122 of the first trench 121 may include one or more stripe-shaped recesses 121 a that extend along a first direction, for example, a width direction of the gate 195 (gate-width direction). Referring to FIG.
  • the bottom 122 of the first trench 121 may include one or more stripe-shaped recesses 121 b that extend along a second direction transverse to the first direction, for example, a direction transverse to the gate-width direction.
  • the bottom 122 of the first trench 121 may include one or more mesh-shaped recesses 121 c.
  • a surface area of the inner surface of the first trench 121 may increase when the recesses 121 a , 121 b , and/or 121 c are formed on the bottom 122 of the first trench 121 .
  • a surface area of a lower electrode of a capacitor may increase, and a contact area between the capacitor dielectric layer 181 and the first well 171 as a lower electrode of the capacitor may increase, thereby increasing the capacitance of the capacitor.
  • the recesses 121 a , 121 b , and/or 121 c may have one or more rectangular shapes, semicircular shapes, triangular shapes, and/or the like.
  • a contact region 201 may be formed in the first well 171 , spaced apart from the first trench 121 .
  • the contact region 201 may include an n-type high density impurity region
  • the contact region 201 may include a p-type high density impurity region.
  • a first metal interconnection 211 , a second metal interconnection 213 , a third metal interconnection 215 , and/or a fourth metal interconnection 217 may be formed on the semiconductor substrate 100 .
  • the first metal interconnection 211 , the second metal interconnection 213 , the third metal interconnection 215 , and/or the fourth metal interconnection 217 may be electrically connected to the contact region 201 , the plate node 191 , the gate electrode 195 , and/or the junction region 205 .
  • An interlayer insulating layer (not shown) may be interposed between the first metal interconnection 211 , second metal interconnection 213 , third metal interconnection 215 , and/or fourth metal interconnection 217 , and the semiconductor substrate 100 .
  • the first metal interconnection 211 may be electrically connected to the contact region 201 , and may provide a first power voltage to the first well 171 functioning as a capacitor lower electrode.
  • the second metal interconnection 213 may be electrically connected to the plate node 191 functioning as a capacitor upper electrode, and may provide a second power voltage.
  • the third metal interconnection 215 may be electrically connected to the gate 195 of the MOS transistor, and may provide a gate voltage.
  • the fourth metal interconnection 217 may be electrically connected to one of the junction regions 205 , and may provide source and/or drain voltages.
  • the first well 171 that may be formed in the first region 101 , may function as a lower electrode of the capacitor, but the semiconductor substrate 100 may be used as a lower electrode of the capacitor without forming the first well 171 .
  • the second well 175 may not be formed in the second region 105 .
  • a power voltage Vdd as a first power voltage may be provided to the first metal interconnection 211
  • a ground voltage Vss as a second power voltage may be provided to the second metal interconnection 213
  • a ground voltage Vss as a first power voltage may be provided to the first metal interconnection 211
  • a power voltage Vdd as a second power voltage may be provided to the second metal interconnection 213 .
  • a ground voltage Vss as a first power voltage may be provided to the first metal interconnection 211
  • a power voltage Vdd as a second power voltage may be provided to the second metal interconnection 213 .
  • FIGS. 2A through 2J are sectional views illustrating methods of fabricating the semiconductor device of FIG. 1 , according to example embodiments.
  • a pad oxide layer 110 and/or a hard mask layer 115 may be formed on a semiconductor substrate 100 , that itself may include a first region 101 and/or a second region 105 .
  • a photosensitive layer (not shown) is formed on the hard mask layer 115
  • the photosensitive layer may be patterned so as to expose a portion of the hard mask layer 115 where an isolation layer will be formed.
  • the exposed hard mask layer 115 and/or the pad oxide layer 110 may be etched using the photosensitive layer as a mask so as to expose a portion of the semiconductor substrate 100 where the isolation layer will be formed.
  • the exposed portion of the semiconductor substrate 100 may be etched to a depth, for example, greater than or equal to about 4000 ⁇ and/or less than or equal to about 5000 ⁇ , thereby forming a first trench 121 in the first region 101 , and/or a second trench 125 in the second region 105 .
  • the depth may or may not be predetermined.
  • the first trench 121 formed in the first region 101 may be where a dielectric layer of a capacitor will be formed, and/or may have recesses 121 a , 121 b , and/or 121 c in a bottom 122 of the first trench 121 in order to increase the capacitance of the capacitor.
  • the recesses 121 a , 121 b , and/or 121 c may have one or more striped shapes or mesh shapes, as illustrated in FIGS. 3A through 3C , and/or one or more other shapes.
  • a first fabricating layer 130 may be formed in the first trench 121 and/or the second trench 125 , and a second fabricating 140 may be formed on the resultant structure.
  • An oxide layer (such as a thermal oxide layer), as the first fabricating layer 130 , may be formed to a thickness, for example, greater than or equal to about 10 ⁇ and/or less than or equal to about 100 ⁇
  • a nitride layer as the second fabricating layer 140 , may be formed to a thickness, for example, greater than or equal to about 100 ⁇ and/or less than or equal to about 200 ⁇ .
  • a third fabricating layer 150 may be formed on the second fabricating layer 140 so that the first trench 121 and/or the second trench 125 is/are completely buried.
  • the third fabricating layer 150 may include, for example, a HDP oxide layer and/or a P-TEOS oxide layer.
  • a medium temperature oxide (MTO) layer may be formed on the second fabricating layer 140 .
  • the third fabricating layer 150 may be etched using, for example, a chemical mechanical polishing (CMP) process until the hard mask layer 115 may be exposed so as to substantially planarize the third fabricating layer 150 . Then, the hard mask layer 115 and/or the pad oxide layer 110 may be removed, thereby forming an isolation layer 151 in the first trench 121 of the first region 101 and/or a third insulating layer 155 in the second trench 125 of the second region 105 .
  • a first dielectric layer 131 for example, an oxide layer
  • a second dielectric layer 141 for example, a nitride layer
  • an isolation layer 151 may be formed in the first trench 121 .
  • a first insulating layer 135 , a second insulating layer 145 , and/or a third insulating layer 155 may be formed in the second trench 125 .
  • a photosensitive layer 160 may be formed on the semiconductor substrate 100 so that the isolation layer 151 is exposed.
  • the exposed isolation layer 151 may be etched using the photosensitive layer 160 as a mask so as to expose the second dielectric layer 141 .
  • the photosensitive layer 160 may be removed so as to expose the third insulating layer 155 , the second dielectric layer 141 , and the semiconductor substrate 100 .
  • a first well 171 may be formed in the semiconductor substrate 100 of the first region 101
  • a second well 175 may be formed in the semiconductor substrate 100 of the second region 105 .
  • the first trench 121 may be arranged in the first well 171
  • the second trench 125 may be arranged in the second well 175 .
  • a fourth insulating layer 180 may be formed on the exposed third insulating layer 155 , the exposed second dielectric layer 141 , and/or the exposed portion of the semiconductor substrate 100 .
  • a first portion of the fourth insulating layer 180 that may be formed on the semiconductor substrate 100 of the active region between the third insulating layer 155 of the second region 105 , may function as a gate insulating layer 185 , and/or a second portion, that may be formed on the second dielectric layer 141 in the first trench 121 of the first region 101 , may function as a third dielectric layer 182 of the capacitor.
  • a capacitor dielectric layer 181 of an ONO structure that may be composed, for example, of the first dielectric layer 131 , the second dielectric layer 141 , and/or the third dielectric layer 182 , may be formed.
  • the capacitor dielectric layer 181 may be formed of an oxide-nitride (ON) structure, that may be composed of the first dielectric layer 131 and/or the second dielectric layer 141 .
  • ON oxide-nitride
  • the recesses 121 a , 121 b , and/or 121 c are formed on the bottom 122 of the first trench 121 of the first region 101 , a contact area between the first well 171 , as the capacitor lower electrode, and the capacitor dielectric layer 181 may be increased, thereby increasing the capacitance of the capacitor.
  • a polysilicon layer 190 may be formed on the fourth insulating layer 180 .
  • the polysilicon layer 190 may be patterned, thereby forming a gate 195 on the gate insulating layer 185 and/or a plate node 191 on the capacitor dielectric layer 181 .
  • a contact region 201 may be formed in the first well 171 , and/or junction regions 205 may be formed in the second well 175 at both sides of the gate 195 .
  • the contact region 201 may include, for example, a high density impurity region having the same conductivity type as the first well 171 .
  • the junction regions 205 may include high density impurity regions having opposite conductivity type to the second well 175 .
  • first metal interconnection 211 may electrically contact the contact region 201
  • second metal interconnection 213 may electrically contact the plate node 191
  • third metal interconnection 215 may electrically contact the gate 195
  • fourth metal interconnection 217 may electrically contact the junction region 205 .
  • the process of forming the capacitor and/or the MOS transistor shown in FIGS. 2A through 2J may be performed, thereby completing the semiconductor device of FIG. 1 .
  • the first well 171 may be formed in the first region 101 and/or the second well 175 may be formed in the second region 105 .
  • the processes of forming the capacitor and/or the MOS transistor shown in FIGS. 2B through 2J may be performed, thereby completing the semiconductor device of FIG. 1 .
  • the semiconductor devices and the methods of fabricating the semiconductor devices according to example embodiments may provide an effect of increasing the capacitance of the capacitor without increasing a chip area by forming the capacitor in the isolation region where the isolation layer is formed. Further, the fabrication processes may be simplified and/or the fabrication cost may be reduced by forming the capacitor dielectric layer during the process of forming the isolation layer. Since the capacitor electrode may be formed during forming of the gate of the MOS transistor, the fabrication processes may be simplified. Further, since the trench for the capacitor may be formed concurrently with the trench for the isolation layer, the fabrication processes may be simplified.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

A semiconductor device may include a semiconductor substrate that includes first and second regions; first, second, and third insulating layers; a capacitor dielectric layer that includes first and second dielectric layers; a gate insulating layer formed on the first and second regions; a gate formed on the gate insulating layer of the second region; a first capacitor electrode formed on the capacitor dielectric layer; and junction regions formed in the semiconductor substrate on sides of the gate. The first and second regions may include first and second trenches, respectively. The third insulating layer may be formed on the second insulating layer, which may be formed on the first insulating layer, which may be formed on an inner surface of the second trench. The second dielectric layer may be formed on the first dielectric layer, which may be formed on an inner surface of the first trench.

Description

    PRIORITY STATEMENT
  • This application claims priority from Korean Patent Application No. 10-2006-0063534, filed on Jul. 6, 2006, in the Korean Intellectual Property Office (KIPO), the entire contents of which are incorporated herein by reference.
    • BACKGROUND
  • 1. Field
  • Example embodiments relate to semiconductor devices. Also, example embodiments relate to semiconductor devices including a capacitor in a shallow trench isolation (STI) structure, and methods of fabricating the semiconductor devices.
  • 2. Description of Related Art
  • Generally, a capacitor of a semiconductor device is formed to improve the protection of the semiconductor device against electromagnetic interference (EMI) and to facilitate voltage stabilization. The capacitor may be a depletion NMOS capacitor, a polysilicon-insulator-polysilicon (PIP) capacitor, a metal-insulator-metal (MIM) capacitor, and the like. In order to integrate the capacitor in the semiconductor device for EMI improvement and voltage stabilization, a separate active region for the capacitor may be required. Thus, scaling down the chip size is difficult. Furthermore, since an additional process of forming the capacitor is necessary, the manufacturing process of the semiconductor device becomes complicated.
    • SUMMARY
  • Example embodiments provide semiconductor devices that may be fabricated in a simple process to have a reduced chip size, and methods of fabricating the semiconductor devices.
  • According to example embodiments, semiconductor devices may include a semiconductor substrate that includes first and second regions; first, second, and third insulating layers; a capacitor dielectric layer that includes first and second dielectric layers; a gate insulating layer formed on the first and second regions; a gate formed on the gate insulating layer of the second region; a first capacitor electrode formed on the capacitor dielectric layer; and/or junction regions formed in the semiconductor substrate on sides of the gate. The first region may include a first trench having a first depth. The second region may include a second trench having a second depth. The first insulating layer may be formed on an inner surface of the second trench. The second insulating layer may be formed on the first insulating layer. The third insulating layer may be formed on the second insulating layer. The first dielectric layer may be formed on an inner surface of the first trench. The second dielectric layer may be formed on the first dielectric layer.
  • The first insulating layer may be an oxide layer, such as a sidewall oxide layer, and/or the second insulating layer may be a nitride layer, such as a nitride layer liner. The capacitor dielectric layer may further include a third dielectric layer, and the third dielectric layer may be the gate insulating layer formed on the second dielectric layer. The first capacitor electrode may be composed of the same material as that of the gate. The semiconductor substrate may function as a second capacitor electrode. A bottom of the first trench may include one or more stripe-shaped recesses extending in the same direction, one or more mesh-shaped recesses, and/or one or more other shapes.
  • The semiconductor device may further include a first well, formed in the semiconductor substrate of the first region, and having a first junction depth greater than the first depth of the first trench, which may be formed in the first well; and/or a second well, formed in the semiconductor substrate of the second region, and having a second junction depth greater than the second depth of the second trench, which may be formed in the second well. The first well may function as a second capacitor electrode. The first junction depth of the first well may be greater than or equal to the second junction depth of the second well. The first well may have the same conductivity type as the second well (i.e., the first and second wells may both be p-type wells or n-type wells) or the opposite conductivity type to that of the second well (i.e., the first well may be a p-type well, while the second well is an n-type well, or the first well may be an n-type well, while the second well is a p-type well).
  • The semiconductor device may further include a contact region formed in the semiconductor substrate of the first region spaced apart from the first trench and having the same conductivity type as the first well. The semiconductor device may further include a first metal interconnection electrically connected to the first capacitor electrode; a second metal interconnection; a third metal interconnection electrically connected to the gate; and/or a fourth metal interconnection electrically connected to the junction region. The second metal interconnection may be electrically connected to the semiconductor substrate or the first well.
  • When the first well is a p-type well, a power voltage may be applied to the first metal interconnection and/or a ground voltage may be applied to the second metal interconnection. When the first well is an n-type well, a ground voltage may be applied to the first metal interconnection and/or a power voltage may be applied to the second metal interconnection. When the semiconductor substrate functions as a second capacitor electrode, a ground voltage may be applied to the first metal interconnection and/or a power voltage may be applied to the second metal interconnection.
  • According to an example embodiment, methods of fabricating semiconductor devices may include preparing a semiconductor substrate that includes first and second regions; etching the semiconductor substrate to form a first trench, having a first depth, in the first region and a second trench, having a second depth, in the second region; forming first, second, and third insulating layers in the second trench; forming a capacitor dielectric layer that includes first and second dielectric layers in the first trench; forming a gate insulating layer on the first and second regions; forming a gate on the gate insulating layer of the second region; forming a first capacitor electrode on the capacitor dielectric layer; and/or forming junction regions in the semiconductor substrate on sides of the gate.
  • The semiconductor substrate may function as a second capacitor electrode, and/or at least portions of the first insulating layer, the second insulating layer, and the gate insulating layer that are disposed between the first and second capacitor electrodes may form an oxide-nitride-oxide (ONO) structure of a capacitor dielectric layer.
  • The methods may further include, before forming the first and second trenches: forming a first well having a first junction depth greater than the first depth of the first trench in the semiconductor substrate of the first region, the first trench being formed in the first well; and/or forming a second well having a second junction depth greater than the second depth of the second trench in the semiconductor substrate of the second region, the second trench being formed in the second well.
  • The methods may further include, after forming the first trench and the second trench, but before forming the first insulating layer: forming a first well having a first junction depth greater than the first depth of the first trench in the semiconductor substrate of the first region, the first trench being formed in the first well; and/or forming a second well having a second junction depth greater than the second depth of the second trench in the semiconductor substrate of the second region, the second trench being formed in the second well.
  • The methods may further include, after removing the capacitor dielectric layer, but before forming the gate insulating layer: forming a first well having a first junction depth greater than the first depth of the first trench in the semiconductor substrate of the first region, the first trench being formed in the first well; and/or forming a second well having a second junction depth greater than the second depth of the second trench in the semiconductor substrate of the second region, the second trench being formed in the second well.
  • The first well may function as a second capacitor electrode, and/or at least portions of the first insulating layer, the second insulating layer, and the gate insulating layer that are formed between the first and second capacitor electrodes may form an ONO structure of a capacitor dielectric layer.
  • In the methods of fabricating semiconductor devices, the forming of the junction regions may further include forming a contact region having the same conductivity type as the first well in the semiconductor substrate of the first region and/or spaced apart from the first trench. After forming the junction regions, the method may further include forming a first metal interconnection electrically connected to the first capacitor electrode, a second metal interconnection electrically connected to the semiconductor substrate or the first well, a third metal interconnection electrically connected to the gate, and/or a fourth metal interconnection electrically connected to one of the junction regions.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The above and/or other aspects and advantages will become more apparent and more readily appreciated from the following detailed description of example embodiments taken in conjunction with the accompanying drawings, in which:
  • FIG. 1 is a sectional view illustrating a semiconductor device having a STI structure, according to an example embodiment;
  • FIGS. 2A through 2J are sectional views illustrating methods of fabricating the semiconductor device of FIG. 1, according to example embodiments; and
  • FIGS. 3A through 3C are perspective views illustrating example embodiments of recesses formed on a bottom of a first trench of the semiconductor device of FIG. 1.
    •  DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS
  • Example embodiments will now be described more fully hereinafter with reference to the accompanying drawings. Embodiments, however, may be embodied in many different forms and should not be construed as being limited to the example embodiments set forth herein. Rather, these example embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope to those skilled in the art. In the drawings, the thicknesses of layers and regions may be exaggerated for clarity.
  • It will be understood that when a component is referred to as being “on,” “connected to,” or “coupled to” another component, it may be directly on, connected to, or coupled to the other component or intervening components may be present. In contrast, when a component is referred to as being “directly on,” “directly connected to,” or “directly coupled to” another component, there are no intervening components present. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
  • It will be understood that, although the terms first, second, third, etc., may be used herein to describe various elements, components, regions, layers, and/or sections, these elements, components, regions, layers, and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer, or section from another element, component, region, layer, or section. Thus, a first element, component, region, layer, or section discussed below could be termed a second element, component, region, layer, or section without departing from the teachings of the example embodiments.
  • Spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper,” and the like may be used herein for ease of description to describe one component and/or feature to another component and/or feature, or other component(s) and/or feature(s), as illustrated in the drawings. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
  • The terminology used herein is for the purpose of describing particular example embodiments only and is not intended to be limiting. As used herein, the singular forms “a,” “an,” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises,” “comprising,” “includes,” and/or “including,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, and/or components.
  • Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which example embodiments belong. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and should not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
  • Reference will now be made to example embodiments that may be illustrated in the accompanying drawings, wherein like reference numerals may refer to the like components throughout.
  • FIG. 1 is a sectional view illustrating a semiconductor device having a STI structure, according to an example embodiment. Referring to FIG. 1, a semiconductor substrate 100 is provided that may include a first region 101 and/or a second region 105. The first region 101 may be an isolation region where an isolation layer is formed, and the second region 105 may be a region where a device, for example, a metal-oxide semiconductor (MOS) transistor is formed. Here, a relatively greater isolation layer may be formed in the first region 101 than in the second region 105.
  • The semiconductor substrate 100 may include a first trench 121 formed in the first region 101, and/or a second trench 125 formed in the second region 105 that may have a smaller size than that of the first trench 121. The first trench 121 and/or the second trench 125 may have a depth, for example, greater than or equal to about 4000 Å and/or less than or equal to about 5000 Å. A first well 171 may be formed in the semiconductor substrate 100 of the first region 101, and the first well 171 may have a greater junction depth than that of the first trench 121. The first well 171 may include an n-type well or a p-type well. A second well 175 may be formed in the semiconductor substrate 100 of the second region 105, and the second well 175 may have a greater junction depth than that of the second trench 125. The second well 175 may include an n-type well or a p-type well. The second well 175 may have a junction depth that is less than or equal to that of the first well 171. The first well 171 and the second well 175 may have the same conductivity type as each other or different conductivity types from each other.
  • A first insulating layer 135 and/or a second insulating layer 145 may be formed on an inner wall of the second trench 125 of the second region 105, and/or a third insulating layer 155 may be buried in the second trench 125. The first insulating layer 135 may include an oxide layer, such as a thermal oxide layer, as a sidewall oxide layer having a thickness, for example, greater than or equal to about 10 Å and/or less than or equal to about 100 Å. The second insulating layer 145 may include a nitride layer as, for example, a liner having a thickness, for example, greater than or equal to about 100 Å and/or less than or equal to about 200 Å. The third insulating layer 155 may include, for example, a high density plasma (HDP) oxide layer and/or a plasma tetraethylorthosilicate (P-TEOS) oxide layer.
  • A fourth insulating layer 180 may be formed on the semiconductor substrate 100. A portion of the fourth insulating layer 180 corresponding to an active region in the second region 105 may function as a gate insulating layer 185 of a MOS transistor. The fourth insulating layer 180 may include an oxide layer. A gate 195 may be formed on the gate insulating layer 185. The gate 195 may include a polysilicon layer. Junction regions 205 may be formed in the semiconductor substrate 100 of the active region at both sides of the gate 195. The junction regions 205 may function as source and/or drain regions of the MOS transistor, and the junction regions 205 may include high density impurity regions having a conductivity type opposite to that of the second well 175. The junction regions 205 may include, for example, high density p-type or n-type impurity regions. The junction regions 205 may include a lightly doped drain (LDD) region.
  • A capacitor may be formed in the first trench 121 of the first region 101. The first well 171 may function as a second electrode, for example, a lower electrode of the capacitor. A capacitor dielectric layer 181 may be formed in the first trench 121. The capacitor dielectric layer 181 may include an ONO layer, for example, as a first dielectric layer 131, a second dielectric layer 141, and/or a third dielectric layer 182. The first dielectric layer 131 may be formed on an inner wall of the first trench 121, and may include a layer similar to the first insulating layer 135 formed in the second trench 125, for example, an oxide layer. The second dielectric layer 141 may be formed on the first dielectric layer 131, and may include a layer similar to the second insulating layer 145 formed in the second trench 125, for example, a nitride layer. The third dielectric layer 182 may include a layer similar to the gate insulating layer 185, for example, an oxide layer. A plate node 191 may be formed on the capacitor dielectric layer 181. The plate node 191 may include the same material as or similar material to that of the gate 195 of the MOS transistor, for example, a polysilicon layer. The plate node 191 may function as a first electrode of the capacitor, for example, an upper electrode.
  • FIGS. 3A through 3C are perspective views illustrating example embodiments of recesses 121 a, 121 b, and/or 121 c formed on a bottom 122 of a first trench 121 of the semiconductor device of FIG. 1. The first trench 121 formed in the first region 101 may include the bottom 122, including one or more of the recesses 121 a, 121 b, and/or 121 c, in order to increase the capacitance of the capacitor. Referring to FIG. 3A, the bottom 122 of the first trench 121 may include one or more stripe-shaped recesses 121 a that extend along a first direction, for example, a width direction of the gate 195 (gate-width direction). Referring to FIG. 3B, the bottom 122 of the first trench 121 may include one or more stripe-shaped recesses 121 b that extend along a second direction transverse to the first direction, for example, a direction transverse to the gate-width direction. Referring to FIG. 3C, the bottom 122 of the first trench 121 may include one or more mesh-shaped recesses 121 c.
  • A surface area of the inner surface of the first trench 121 may increase when the recesses 121 a, 121 b, and/or 121 c are formed on the bottom 122 of the first trench 121. Thus, a surface area of a lower electrode of a capacitor may increase, and a contact area between the capacitor dielectric layer 181 and the first well 171 as a lower electrode of the capacitor may increase, thereby increasing the capacitance of the capacitor. In example embodiments, the recesses 121 a, 121 b, and/or 121 c may have one or more rectangular shapes, semicircular shapes, triangular shapes, and/or the like.
  • A contact region 201 may be formed in the first well 171, spaced apart from the first trench 121. When the first well 171 is an n-type well, the contact region 201 may include an n-type high density impurity region, and when the first well 171 is a p-type well, the contact region 201 may include a p-type high density impurity region. A first metal interconnection 211, a second metal interconnection 213, a third metal interconnection 215, and/or a fourth metal interconnection 217 may be formed on the semiconductor substrate 100. The first metal interconnection 211, the second metal interconnection 213, the third metal interconnection 215, and/or the fourth metal interconnection 217 may be electrically connected to the contact region 201, the plate node 191, the gate electrode 195, and/or the junction region 205. An interlayer insulating layer (not shown) may be interposed between the first metal interconnection 211, second metal interconnection 213, third metal interconnection 215, and/or fourth metal interconnection 217, and the semiconductor substrate 100.
  • The first metal interconnection 211 may be electrically connected to the contact region 201, and may provide a first power voltage to the first well 171 functioning as a capacitor lower electrode. The second metal interconnection 213 may be electrically connected to the plate node 191 functioning as a capacitor upper electrode, and may provide a second power voltage. The third metal interconnection 215 may be electrically connected to the gate 195 of the MOS transistor, and may provide a gate voltage. The fourth metal interconnection 217 may be electrically connected to one of the junction regions 205, and may provide source and/or drain voltages.
  • In an example embodiment, the first well 171, that may be formed in the first region 101, may function as a lower electrode of the capacitor, but the semiconductor substrate 100 may be used as a lower electrode of the capacitor without forming the first well 171. The second well 175 may not be formed in the second region 105.
  • When the first well 171 is formed in the semiconductor substrate 100 of the first region 101, and when the first well 171 is a p-type well, a power voltage Vdd as a first power voltage may be provided to the first metal interconnection 211, and/or a ground voltage Vss as a second power voltage may be provided to the second metal interconnection 213. Or, when the first well 171 is an n-type well, a ground voltage Vss as a first power voltage may be provided to the first metal interconnection 211, and/or a power voltage Vdd as a second power voltage may be provided to the second metal interconnection 213. In the alternative, when the first well 171 is not formed in the semiconductor substrate 100 of the first region 101, a ground voltage Vss as a first power voltage may be provided to the first metal interconnection 211, and/or a power voltage Vdd as a second power voltage may be provided to the second metal interconnection 213.
  • FIGS. 2A through 2J are sectional views illustrating methods of fabricating the semiconductor device of FIG. 1, according to example embodiments.
  • Referring to FIG. 2A, a pad oxide layer 110 and/or a hard mask layer 115 may be formed on a semiconductor substrate 100, that itself may include a first region 101 and/or a second region 105. After a photosensitive layer (not shown) is formed on the hard mask layer 115, the photosensitive layer may be patterned so as to expose a portion of the hard mask layer 115 where an isolation layer will be formed. The exposed hard mask layer 115 and/or the pad oxide layer 110 may be etched using the photosensitive layer as a mask so as to expose a portion of the semiconductor substrate 100 where the isolation layer will be formed. The exposed portion of the semiconductor substrate 100 may be etched to a depth, for example, greater than or equal to about 4000 Å and/or less than or equal to about 5000 Å, thereby forming a first trench 121 in the first region 101, and/or a second trench 125 in the second region 105. The depth may or may not be predetermined.
  • At this time, the first trench 121 formed in the first region 101 may be where a dielectric layer of a capacitor will be formed, and/or may have recesses 121 a, 121 b, and/or 121 c in a bottom 122 of the first trench 121 in order to increase the capacitance of the capacitor. The recesses 121 a, 121 b, and/or 121 c may have one or more striped shapes or mesh shapes, as illustrated in FIGS. 3A through 3C, and/or one or more other shapes.
  • Referring to FIG. 2B, a first fabricating layer 130 may be formed in the first trench 121 and/or the second trench 125, and a second fabricating 140 may be formed on the resultant structure. An oxide layer (such as a thermal oxide layer), as the first fabricating layer 130, may be formed to a thickness, for example, greater than or equal to about 10 Å and/or less than or equal to about 100 Å, and a nitride layer, as the second fabricating layer 140, may be formed to a thickness, for example, greater than or equal to about 100 Å and/or less than or equal to about 200 Å. Referring to FIG. 2C, a third fabricating layer 150 may be formed on the second fabricating layer 140 so that the first trench 121 and/or the second trench 125 is/are completely buried. The third fabricating layer 150 may include, for example, a HDP oxide layer and/or a P-TEOS oxide layer. Before the third fabricating layer 150 is formed, a medium temperature oxide (MTO) layer may be formed on the second fabricating layer 140.
  • Referring to FIG. 2D, the third fabricating layer 150 may be etched using, for example, a chemical mechanical polishing (CMP) process until the hard mask layer 115 may be exposed so as to substantially planarize the third fabricating layer 150. Then, the hard mask layer 115 and/or the pad oxide layer 110 may be removed, thereby forming an isolation layer 151 in the first trench 121 of the first region 101 and/or a third insulating layer 155 in the second trench 125 of the second region 105. Thus, a first dielectric layer 131 (for example, an oxide layer), a second dielectric layer 141 (for example, a nitride layer), and/or an isolation layer 151 may be formed in the first trench 121. A first insulating layer 135, a second insulating layer 145, and/or a third insulating layer 155 may be formed in the second trench 125.
  • Referring to FIG. 2E, a photosensitive layer 160 may be formed on the semiconductor substrate 100 so that the isolation layer 151 is exposed. The exposed isolation layer 151 may be etched using the photosensitive layer 160 as a mask so as to expose the second dielectric layer 141. Referring to FIG. 2F, the photosensitive layer 160 may be removed so as to expose the third insulating layer 155, the second dielectric layer 141, and the semiconductor substrate 100. Then, a first well 171 may be formed in the semiconductor substrate 100 of the first region 101, and/or a second well 175 may be formed in the semiconductor substrate 100 of the second region 105. Thus, the first trench 121 may be arranged in the first well 171, and the second trench 125 may be arranged in the second well 175.
  • Referring to FIG. 2G, a fourth insulating layer 180 may be formed on the exposed third insulating layer 155, the exposed second dielectric layer 141, and/or the exposed portion of the semiconductor substrate 100. A first portion of the fourth insulating layer 180, that may be formed on the semiconductor substrate 100 of the active region between the third insulating layer 155 of the second region 105, may function as a gate insulating layer 185, and/or a second portion, that may be formed on the second dielectric layer 141 in the first trench 121 of the first region 101, may function as a third dielectric layer 182 of the capacitor. Thus, a capacitor dielectric layer 181 of an ONO structure, that may be composed, for example, of the first dielectric layer 131, the second dielectric layer 141, and/or the third dielectric layer 182, may be formed.
  • In another example embodiment, when a fourth insulating layer 180 is formed, but not on the second dielectric layer 141, the capacitor dielectric layer 181 may be formed of an oxide-nitride (ON) structure, that may be composed of the first dielectric layer 131 and/or the second dielectric layer 141. When the recesses 121 a, 121 b, and/or 121 c are formed on the bottom 122 of the first trench 121 of the first region 101, a contact area between the first well 171, as the capacitor lower electrode, and the capacitor dielectric layer 181 may be increased, thereby increasing the capacitance of the capacitor.
  • Referring to FIG. 2H, a polysilicon layer 190 may be formed on the fourth insulating layer 180. Referring to FIG. 2I, the polysilicon layer 190 may be patterned, thereby forming a gate 195 on the gate insulating layer 185 and/or a plate node 191 on the capacitor dielectric layer 181. Referring to FIG. 2J, a contact region 201 may be formed in the first well 171, and/or junction regions 205 may be formed in the second well 175 at both sides of the gate 195. The contact region 201 may include, for example, a high density impurity region having the same conductivity type as the first well 171. The junction regions 205 may include high density impurity regions having opposite conductivity type to the second well 175.
  • Then, an insulating layer (not shown) and/or first metal interconnection 211, second metal interconnection 213, third metal interconnection 215, and/or fourth metal interconnection 217 may be formed on the semiconductor substrate 100, thereby completing the semiconductor device shown in FIG. 1. The first metal interconnection 211 may electrically contact the contact region 201, the second metal interconnection 213 may electrically contact the plate node 191, the third metal interconnection 215 may electrically contact the gate 195, and/or the fourth metal interconnection 217 may electrically contact the junction region 205.
  • In the method of fabricating the semiconductor device according to an example embodiment, after the first well 171 is formed in the first region 101, and the second well 175 is formed in the second region 105, the process of forming the capacitor and/or the MOS transistor shown in FIGS. 2A through 2J may be performed, thereby completing the semiconductor device of FIG. 1.
  • In the alternative, in the method of fabricating the semiconductor device according to another example embodiment, after the first trench 121 is formed in the first region 101 and/or the second trench is formed in the second region 105 as shown in FIG. 2A, the first well 171 may be formed in the first region 101 and/or the second well 175 may be formed in the second region 105. Then, the processes of forming the capacitor and/or the MOS transistor shown in FIGS. 2B through 2J may be performed, thereby completing the semiconductor device of FIG. 1.
  • As described above, the semiconductor devices and the methods of fabricating the semiconductor devices according to example embodiments may provide an effect of increasing the capacitance of the capacitor without increasing a chip area by forming the capacitor in the isolation region where the isolation layer is formed. Further, the fabrication processes may be simplified and/or the fabrication cost may be reduced by forming the capacitor dielectric layer during the process of forming the isolation layer. Since the capacitor electrode may be formed during forming of the gate of the MOS transistor, the fabrication processes may be simplified. Further, since the trench for the capacitor may be formed concurrently with the trench for the isolation layer, the fabrication processes may be simplified.
  • While example embodiments have been particularly shown and described, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the following claims.

Claims (33)

1. A semiconductor device, comprising:
a semiconductor substrate that includes first and second regions;
first, second, and third insulating layers;
a capacitor dielectric layer that includes first and second dielectric layers;
a gate insulating layer formed on the first and second regions;
a gate formed on the gate insulating layer of the second region;
a first capacitor electrode formed on the capacitor dielectric layer; and
junction regions formed in the semiconductor substrate on sides of the gate;
wherein the first region includes a first trench having a first depth,
wherein the second region includes a second trench having a second depth,
wherein the first insulating layer is formed on an inner surface of the second trench,
wherein the second insulating layer is formed on the first insulating layer,
wherein the third insulating layer is formed on the second insulating layer,
wherein the first dielectric layer is formed on an inner surface of the first trench, and
wherein the second dielectric layer is formed on the first dielectric layer.
2. The semiconductor device of claim 1, wherein the first insulating layer includes an oxide layer, and
wherein the second insulating layer includes a nitride layer.
3. The semiconductor device of claim 1, wherein a portion of the gate insulating layer functions as a third dielectric layer of the capacitor dielectric layer.
4. The semiconductor device of claim 1, wherein the first insulating layer and the first dielectric layer include a first material.
5. The semiconductor device of claim 1, wherein the second insulating layer and the second dielectric layer include a second material.
6. The semiconductor device of claim 1, wherein the gate and the first capacitor electrode include a third material.
7. The semiconductor device of claim 1, wherein the semiconductor substrate functions as a second capacitor electrode.
8. The semiconductor device of claim 7, wherein a ground voltage is applied to the semiconductor substrate, and
wherein a power voltage is applied to the first capacitor electrode.
9. The semiconductor device of claim 7, further comprising:
a first metal interconnection electrically connected to the first capacitor electrode;
a second metal interconnection electrically connected to the semiconductor substrate;
a third metal interconnection electrically connected to the gate; and
a fourth metal interconnection electrically connected to one of the junction regions.
10. The semiconductor device of claim 1, further comprising:
a first well formed in the first region; and
a second well formed in the second region;
wherein the first well has a first junction depth greater than the first depth of the first trench, and
wherein the second well has a second junction depth greater than the second depth of the second trench.
11. The semiconductor device of claim 10, wherein the first well functions as a second capacitor electrode.
12. The semiconductor device of claim 10, wherein the first junction depth is greater than or equal to the second junction depth.
13. The semiconductor device of claim 10, wherein the first and second wells are both p-type wells, or
wherein the first and second wells are both n-type wells.
14. The semiconductor device of claim 10, further comprising:
a contact region formed in the first region;
wherein the contact region is spaced apart from the first trench, and
wherein the contact region and the first well have a same conductivity type.
15. The semiconductor device of claim 11, further comprising:
a first metal interconnection electrically connected to the first capacitor electrode;
a second metal interconnection electrically connected to the first well;
a third metal interconnection electrically connected to the gate; and
a fourth metal interconnection electrically connected to one of the junction regions.
16. The semiconductor device of claim 15, wherein when the first well is a p-type well, a power voltage is applied to the first metal interconnection and a ground voltage is applied to the second metal interconnection, and
wherein when the first well is an n-type well, the ground voltage is applied to the first metal interconnection and the power voltage is applied to the second metal interconnection.
17. The semiconductor device of claim 1, wherein a bottom of the first trench includes one or more stripe-shaped recesses extending in a same direction.
18. The semiconductor device of claim 1, wherein a bottom of the first trench includes one or more mesh-shaped recesses.
19. A method of fabricating a semiconductor device, the method comprising:
preparing a semiconductor substrate that includes first and second regions;
etching the semiconductor substrate to form a first trench, having a first depth, in the first region and a second trench, having a second depth, in the second region;
forming first, second, and third insulating layers in the second trench;
forming a capacitor dielectric layer that includes first and second dielectric layers in the first trench;
forming a gate insulating layer on the first and second regions;
forming a gate on the gate insulating layer of the second region;
forming a first capacitor electrode on the capacitor dielectric layer; and
forming junction regions in the semiconductor substrate on sides of the gate.
20. The method of claim 19, wherein a bottom of the first trench includes one or more stripe-shaped recesses extending in a same direction.
21. The method of claim 19, wherein a bottom of the first trench includes one or more mesh-shaped recesses.
22. The method of claim 19, wherein the first insulating layer includes an oxide layer, and
wherein the second insulating layer includes a nitride layer.
23. The method of claim 19, wherein the semiconductor substrate functions as a second capacitor electrode.
24. The method of claim 23, wherein at least portions of the first dielectric layer, the second dielectric layer, and the gate insulating layer that are disposed between the first and second capacitor electrodes form an oxide-nitride-oxide (ONO) structure of the capacitor dielectric layer.
25. The method of claim 23, the method further comprising, after forming the junction regions:
forming a first metal interconnection electrically connected to the first capacitor electrode;
forming a second metal interconnection electrically connected to the semiconductor substrate;
forming a third metal interconnection electrically connected to the gate; and
forming a fourth metal interconnection electrically connected to one of the junction regions.
26. The method of claim 19, the method further comprising, before forming the first and second trenches:
forming a first well in the first region; and
forming a second well in the second region;
wherein the first well has a first junction depth greater than the first depth of the first trench,
wherein the second well has a second junction depth greater than the second depth of the second trench,
wherein the first trench is formed in the first well, and
wherein the second trench is formed in the second well.
27. The method of claim 19, the method further comprising, after forming the first and second trenches, but before forming the first insulating layer, the first dielectric layer, or the first insulating layer and the first dielectric layer:
forming a first well in the first region; and
forming a second well in the second region;
wherein the first well has a first junction depth greater than the first depth of the first trench,
wherein the second well has a second junction depth greater than the second depth of the second trench,
wherein the first trench is formed in the first well, and
wherein the second trench is formed in the second well.
28. The method of claim 19, the method further comprising, after forming the first, second, and third insulating layers and the capacitor dielectric layer, but before forming the gate insulating layer:
forming a first well in the first region; and
forming a second well in the second region;
wherein the first well has a first junction depth greater than the first depth of the first trench,
wherein the second well has a second junction depth greater than the second depth of the second trench,
wherein the first trench is formed in the first well, and
wherein the second trench is formed in the second well.
29. The method of claim 28, wherein the first well functions as a second capacitor electrode.
30. The method of claim 29, wherein at least portions of the first dielectric layer, the second dielectric layer, and the gate insulating layer that are disposed between the first and second capacitor electrodes form an oxide-nitride-oxide (ONO) structure of the capacitor dielectric layer.
31. The method of claim 19, wherein forming the junction regions comprises:
forming a contact region in the first region;
wherein the contact region is spaced apart from the first trench, and
wherein the contact region and the first well have a same conductivity type.
32. The method of claim 29, the method further comprising, after forming the junction regions:
forming a first metal interconnection electrically connected to the first capacitor electrode;
forming a second metal interconnection electrically connected to the first well;
forming a third metal interconnection electrically connected to the gate; and
forming a fourth metal interconnection electrically connected to one of the junction regions.
33. A method of fabricating a semiconductor device, the method comprising:
preparing a semiconductor substrate that includes first and second regions;
etching the semiconductor substrate to form a first trench, having a first depth, in the first region and a second trench, having a second depth, in the second region;
forming a first fabricating layer in the first and second trenches;
forming a second fabricating layer on the first fabricating layer and the semiconductor substrate;
forming a third fabricating layer on the second fabricating layer;
etching the second and third fabricating layers to form first and second dielectric layers and an isolation layer in the first trench, and first, second, and third insulating layers in the second trench;
removing the isolation layer;
forming a gate insulating layer on the first and second regions;
forming a gate on the gate insulating layer of the second region;
forming a first capacitor electrode on the gate insulating layer of the first region; and
forming junction regions in the semiconductor substrate on sides of the gate.
US11/812,581 2006-07-06 2007-06-20 Semiconductor devices with shallow trench isolation and methods of fabricating the same Abandoned US20080006866A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/656,172 US8053309B2 (en) 2006-07-06 2010-01-20 Methods of fabricating semiconductor devices

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020060063534A KR100833180B1 (en) 2006-07-06 2006-07-06 Semiconductor device with STI and method for fabricating the same
KR10-2006-0063534 2006-07-06

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/656,172 Division US8053309B2 (en) 2006-07-06 2010-01-20 Methods of fabricating semiconductor devices

Publications (1)

Publication Number Publication Date
US20080006866A1 true US20080006866A1 (en) 2008-01-10

Family

ID=38918368

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/812,581 Abandoned US20080006866A1 (en) 2006-07-06 2007-06-20 Semiconductor devices with shallow trench isolation and methods of fabricating the same
US12/656,172 Expired - Fee Related US8053309B2 (en) 2006-07-06 2010-01-20 Methods of fabricating semiconductor devices

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/656,172 Expired - Fee Related US8053309B2 (en) 2006-07-06 2010-01-20 Methods of fabricating semiconductor devices

Country Status (2)

Country Link
US (2) US20080006866A1 (en)
KR (1) KR100833180B1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090085116A1 (en) * 2007-10-02 2009-04-02 Sanken Electric Co., Ltd. Semiconductor device and method of manufacturing the same
US20140291745A1 (en) * 2011-10-17 2014-10-02 Taiwan Semiconductor Manufacturing Company, Ltd. Deposited Material and Method of Formation
CN107403757A (en) * 2016-05-20 2017-11-28 中芯国际集成电路制造（天津）有限公司 The preparation method of semiconductor devices
US10832983B2 (en) 2016-12-13 2020-11-10 Samsung Electronics Co., Ltd. Semiconductor device having a trench type device isolation film and method for fabricating the same
US11276684B2 (en) 2019-05-31 2022-03-15 Taiwan Semiconductor Manufacturing Company, Ltd. Recessed composite capacitor
US20220165658A1 (en) * 2020-11-23 2022-05-26 Globalfoundries Singapore Pte. Ltd. High voltage decoupling capacitor and integration methods

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8021941B2 (en) * 2009-07-21 2011-09-20 International Business Machines Corporation Bias-controlled deep trench substrate noise isolation integrated circuit device structures
US9012966B2 (en) * 2012-11-21 2015-04-21 Qualcomm Incorporated Capacitor using middle of line (MOL) conductive layers
US8927989B2 (en) * 2012-11-28 2015-01-06 International Business Machines Corporation Voltage contrast inspection of deep trench isolation
US10084035B2 (en) * 2015-12-30 2018-09-25 Teledyne Scientific & Imaging, Llc Vertical capacitor contact arrangement

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020053691A1 (en) * 1998-08-14 2002-05-09 Monolithic System Technology, Inc. Reduced topography DRAM cell fabricated using a modified logic process and method for operating same
US20020158303A1 (en) * 1998-08-20 2002-10-31 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and method of fabricating same
US6503793B1 (en) * 2001-08-10 2003-01-07 Agere Systems Inc. Method for concurrently forming an ESD protection device and a shallow trench isolation region
US20060033141A1 (en) * 2002-04-17 2006-02-16 Tsutomu Okazaki Method of manufacturing a semiconductor device having trenches for isolation and capacitor

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6267862A (en) 1985-09-19 1987-03-27 Mitsubishi Electric Corp Semiconductor storage device and manufacture thereof
KR100266281B1 (en) * 1997-10-20 2000-09-15 김영환 Capacitor forming method of semiconductor using a trench
KR100585000B1 (en) * 1999-12-28 2006-05-29 주식회사 하이닉스반도체 Memory device having capacitor formed in SOI substrate and method for forming the same
KR20020058576A (en) * 2000-12-30 2002-07-12 박종섭 Semiconductor device having ferroelectric capapitor
JP2003007856A (en) * 2001-06-26 2003-01-10 Toshiba Corp Semiconductor device and manufacturing method thereof
US7037776B2 (en) * 2002-12-19 2006-05-02 Taiwan Semiconductor Manufacturing Co., Ltd. Single polysilicon process for DRAM
TWI223413B (en) * 2003-11-11 2004-11-01 United Microelectronics Corp SRAM cell structure and manufacturing method thereof
KR20050063102A (en) 2003-12-22 2005-06-28 매그나칩 반도체 유한회사 Method of manufacturing a semiconductor device
KR100597093B1 (en) 2003-12-31 2006-07-04 동부일렉트로닉스 주식회사 Method for fabricating capacitor
JP2006049413A (en) * 2004-08-02 2006-02-16 Fujitsu Ltd Semiconductor device and its manufacturing method
US7022565B1 (en) * 2004-11-26 2006-04-04 Grace Semiconductor Manufacturing Corporation Method of fabricating a trench capacitor of a mixed mode integrated circuit

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020053691A1 (en) * 1998-08-14 2002-05-09 Monolithic System Technology, Inc. Reduced topography DRAM cell fabricated using a modified logic process and method for operating same
US20020158303A1 (en) * 1998-08-20 2002-10-31 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and method of fabricating same
US6503793B1 (en) * 2001-08-10 2003-01-07 Agere Systems Inc. Method for concurrently forming an ESD protection device and a shallow trench isolation region
US20060033141A1 (en) * 2002-04-17 2006-02-16 Tsutomu Okazaki Method of manufacturing a semiconductor device having trenches for isolation and capacitor

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090085116A1 (en) * 2007-10-02 2009-04-02 Sanken Electric Co., Ltd. Semiconductor device and method of manufacturing the same
US8125022B2 (en) * 2007-10-02 2012-02-28 Sanken Electric Co., Ltd. Semiconductor device and method of manufacturing the same
US20120119319A1 (en) * 2007-10-02 2012-05-17 Sanken Electric Co., Ltd. Semiconductor device and method of manufacturing the same
US8338907B2 (en) * 2007-10-02 2012-12-25 Sanken Electronic Co., Ltd. Semiconductor device and method of manufacturing the same
US9524868B2 (en) 2011-10-17 2016-12-20 Taiwan Semiconductor Manufacturing Company, Ltd. Deposited material and method of formation
US9257272B2 (en) * 2011-10-17 2016-02-09 Taiwan Semiconductor Manufacturing Company, Ltd. Deposited material and method of formation
US20140291745A1 (en) * 2011-10-17 2014-10-02 Taiwan Semiconductor Manufacturing Company, Ltd. Deposited Material and Method of Formation
US9818885B2 (en) 2011-10-17 2017-11-14 Taiwan Semiconductor Manufacturing Company, Ltd. Deposited material and method of formation
CN107403757A (en) * 2016-05-20 2017-11-28 中芯国际集成电路制造（天津）有限公司 The preparation method of semiconductor devices
US10832983B2 (en) 2016-12-13 2020-11-10 Samsung Electronics Co., Ltd. Semiconductor device having a trench type device isolation film and method for fabricating the same
US11276684B2 (en) 2019-05-31 2022-03-15 Taiwan Semiconductor Manufacturing Company, Ltd. Recessed composite capacitor
DE102019128295B4 (en) 2019-05-31 2023-03-09 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated circuit with first and second capacitor plates extending to different depths into the trench isolation region of the semiconductor substrate and method for producing the same
US20220165658A1 (en) * 2020-11-23 2022-05-26 Globalfoundries Singapore Pte. Ltd. High voltage decoupling capacitor and integration methods
US11469169B2 (en) * 2020-11-23 2022-10-11 Globalfoundries Singapore Pte. Ltd. High voltage decoupling capacitor and integration methods

Also Published As

Publication number Publication date
KR100833180B1 (en) 2008-05-28
KR20080004788A (en) 2008-01-10
US8053309B2 (en) 2011-11-08
US20100124806A1 (en) 2010-05-20

Similar Documents

Publication Publication Date Title
US8053309B2 (en) Methods of fabricating semiconductor devices
JP6122165B2 (en) Semiconductor device
US7193262B2 (en) Low-cost deep trench decoupling capacitor device and process of manufacture
US7728373B2 (en) DRAM device with cell epitaxial layers partially overlap buried cell gate electrode
CN107492542B (en) Semiconductor assembly and its manufacturing method
JP5005224B2 (en) Semiconductor device and manufacturing method thereof
US7585710B2 (en) Methods of forming electronic devices having partially elevated source/drain structures
US20230335640A1 (en) Semiconductor structure and associated fabricating method
US20090114991A1 (en) Semiconductor devices having a contact structure and methods of fabricating the same
US7563671B2 (en) Method for forming trench capacitor and memory cell
US20060284260A1 (en) Vertical diode formation in SOI application
JP2005079159A (en) Semiconductor device and its manufacturing method
JP2021132096A (en) Semiconductor device and method for manufacturing the same
US20070164339A1 (en) Semiconductor device and manufacturing method thereof
KR100346063B1 (en) A semiconductor device and a process for manufacturing the same
US6974987B2 (en) Semiconductor device
US20070212842A1 (en) Manufacturing method of high-voltage MOS transistor
US9219012B2 (en) Semiconductor device
KR20020012111A (en) Semiconductor device and method of manufacturing same
US20070202649A1 (en) Semiconductor device and method of manufacturing the same
JP2008166330A (en) Semiconductor device
JP5898294B2 (en) Manufacturing method of semiconductor device
US20240186318A1 (en) Integrated circuit comprising a capacitive transistor
US10644166B2 (en) Method for forming semiconductor structure
KR20000017223A (en) Semiconductor device and method for manufacturing the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, IN-JUNG;REEL/FRAME:019494/0657

Effective date: 20070511

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION