US20070188364A1 - High dynamic range analog to digital converter architecture - Google Patents
High dynamic range analog to digital converter architecture Download PDFInfo
- Publication number
- US20070188364A1 US20070188364A1 US11/357,553 US35755306A US2007188364A1 US 20070188364 A1 US20070188364 A1 US 20070188364A1 US 35755306 A US35755306 A US 35755306A US 2007188364 A1 US2007188364 A1 US 2007188364A1
- Authority
- US
- United States
- Prior art keywords
- signal
- output
- adc
- digital
- analog
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000006243 chemical reaction Methods 0.000 claims abstract description 14
- 238000000034 method Methods 0.000 claims description 52
- 230000004044 response Effects 0.000 claims description 23
- 238000004891 communication Methods 0.000 claims description 17
- 239000002131 composite material Substances 0.000 claims description 13
- 230000008569 process Effects 0.000 description 23
- XAUDJQYHKZQPEU-KVQBGUIXSA-N 5-aza-2'-deoxycytidine Chemical compound O=C1N=C(N)N=CN1[C@@H]1O[C@H](CO)[C@@H](O)C1 XAUDJQYHKZQPEU-KVQBGUIXSA-N 0.000 description 14
- 238000004422 calculation algorithm Methods 0.000 description 11
- 238000012545 processing Methods 0.000 description 10
- 238000012549 training Methods 0.000 description 10
- 230000006870 function Effects 0.000 description 5
- 238000012937 correction Methods 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 238000013139 quantization Methods 0.000 description 3
- 238000001228 spectrum Methods 0.000 description 3
- 230000002411 adverse Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 230000001413 cellular effect Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000002452 interceptive effect Effects 0.000 description 2
- NJPPVKZQTLUDBO-UHFFFAOYSA-N novaluron Chemical compound C1=C(Cl)C(OC(F)(F)C(OC(F)(F)F)F)=CC=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F NJPPVKZQTLUDBO-UHFFFAOYSA-N 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 241001123248 Arma Species 0.000 description 1
- 230000003466 anti-cipated effect Effects 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 230000003116 impacting effect Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 230000005236 sound signal Effects 0.000 description 1
- 230000000153 supplemental effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/18—Automatic control for modifying the range of signals the converter can handle, e.g. gain ranging
- H03M1/181—Automatic control for modifying the range of signals the converter can handle, e.g. gain ranging in feedback mode, i.e. by determining the range to be selected from one or more previous digital output values
- H03M1/183—Automatic control for modifying the range of signals the converter can handle, e.g. gain ranging in feedback mode, i.e. by determining the range to be selected from one or more previous digital output values the feedback signal controlling the gain of an amplifier or attenuator preceding the analogue/digital converter
- H03M1/185—Automatic control for modifying the range of signals the converter can handle, e.g. gain ranging in feedback mode, i.e. by determining the range to be selected from one or more previous digital output values the feedback signal controlling the gain of an amplifier or attenuator preceding the analogue/digital converter the determination of the range being based on more than one digital output value, e.g. on a running average, a power estimation or the rate of change
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0634—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale
- H03M1/0656—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal
- H03M1/0658—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal by calculating a running average of a number of subsequent samples
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/20—Increasing resolution using an n bit system to obtain n + m bits
- H03M1/208—Increasing resolution using an n bit system to obtain n + m bits by prediction
Definitions
- the present invention relates generally to data communication systems. More particularly, the present invention relates to an analog-to-digital converter architecture.
- ADC analog-to-digital converter
- An ADC receives an analog input signal and generates a digital representation of the magnitude of the analog input signal.
- Any practical ADC exhibits limited dynamic range and spur-free dynamic range. This limit is imposed by the dynamic range of the analog circuitry utilized by the ADC, basic quantum physics related to the quantum noise of the electronic circuits, and the quantization noise associated with the finite number of bits produced by the ADC.
- Some conventional ADC devices employ a sigma delta technique to extend their dynamic range. Sigma delta techniques predict a sample as being nearly equivalent to the previous sample, and digitally shape the quantization noise to avoid interfering with the desired signal.
- Sigma delta techniques utilize digital filtering to suppress quantization noise in the region of the signal of interest by constructing a digital feedback path at the frequency of interest. Although sigma delta techniques can improve the dynamic range of a basic ADC design, some applications may have ADC dynamic range requirements that exceed conventional ADC devices that incorporate sigma delta noise feedback.
- An ADC configured in accordance with an example embodiment of the invention has a high dynamic range relative to conventional ADCs.
- the ADC described herein extends its dynamic range by measuring, predicting, and subtracting predicable high power waveform components from the signal to be digitized. As a result, the available dynamic range of a finite bit ADC can be applied to the remaining less predicable or lower power signal components. The predicted waveform can be added to the measured waveform, resulting in a representation of the entire composite signal.
- an ADC architecture comprising an ADC having a positive input for a first analog signal, a negative input for a second analog signal, and an ADC output, where the ADC is configured to generate a first digital output at the ADC output, and the first digital output is generated in response to the first analog signal and the second analog signal; a processor having an input coupled to the ADC output, and having a first output for a digital adjustment signal, where the processor includes a waveform prediction module configured to determine predictable signal characteristics of the first analog signal, and to generate the digital adjustment signal in response to the predictable signal characteristics; and a digital-to-analog converter (“DAC”) coupled between the first output of the processor and the negative input of the ADC.
- the DAC is configured to generate the second analog signal in response to the digital adjustment signal.
- FIG. 1 is a graph of magnitude versus frequency for signal content that may be received by an ADC
- FIG. 2 is a schematic representation of an ADC architecture configured in accordance with an example embodiment of the invention.
- FIG. 3 is a schematic representation of a communication system configured in accordance with an example embodiment of the invention.
- FIG. 4 is a flow chart of an analog-to-digital conversion process according to an example embodiment of the invention.
- the invention may be described herein in terms of functional and/or logical block components and various processing steps. It should be appreciated that such block components may be realized by any number of hardware, software, and/or firmware components configured to perform the specified functions. For example, an embodiment of the invention may employ various integrated circuit components, e.g., memory elements, digital signal processing elements, logic elements, look-up tables, or the like, which may carry out a variety of functions under the control of one or more microprocessors or other control devices. In addition, those skilled in the art will appreciate that the present invention may be practiced in conjunction with any number of data transmission protocols and that the system described herein is merely one exemplary application for the invention.
- connection means that one element/feature is directly joined to (or directly communicates with) another element/feature, and not necessarily mechanically.
- “coupled” means that one element/feature is directly or indirectly joined to (or directly or indirectly communicates with) another element/feature, and not necessarily mechanically.
- FIG. 1 is a graph of magnitude versus frequency for signal content 100 that may be received by an ADC architecture.
- Signal content 100 is generally characterized by a carrier frequency of about 1880 MHz and a noise floor that hovers at approximately ⁇ 90 dBc.
- signal content 100 has the characteristics of a typical OFDM waveform, namely, signal content 100 includes a noticeable pedestal of energy (identified by reference number 102 ) that is a few dBc above the noise floor on either side of the primary energy peak.
- this pedestal of energy may be caused by a relatively weak received signal component that is in the presence of a relatively strong received signal component.
- An ADC architecture utilized by the cell phone receiver may have difficulty with the weak signal component due to the practical dynamic range limitations of the ADC device.
- a standard ADC device has a usable dynamic range of about 60 dB. Thus, it can be difficult to accurately process a weak signal component that is more than 60 dB lower than a strong signal component.
- An enhanced ADC device that utilizes sigma delta noise feedback techniques may have an extended dynamic range of almost 80 dB. Although this is a measurable improvement over standard ADC devices, some practical applications may require more than 80 dB of dynamic range.
- An ADC architecture configured in accordance with an example embodiment of the invention utilizes a traditional ADC device, a gain control device, processing logic that predicts the strong signal components of an input waveform, and a DAC device.
- the ADC architecture synthesizes the strong waveform components in an appropriate manner such that the strong predictable components can be subtracted from the input signal prior to digitization.
- the prediction procedure may employ estimation or prediction software that is specifically configured according to certain known types of strong signal interference.
- the prediction algorithm may be suitably configured with the ability to predict a pulse at a given power level and repetition rate.
- the prediction algorithm may be suitably configured with the ability to subtract a strong narrowband continuous wave interference signal (essentially, a sine wave of relatively constant amplitude, frequency, and phase).
- the prediction algorithm may be suitably configured with the ability to determine and subtract the predicable parts of a speech waveform from a nearby speaker, such that the speech waveform from a distant speaker can also be accurately captured.
- the first samples of the strong signal component cannot be accurately predicted because the ADC architecture has little or no a priori knowledge of the input signal characteristics. Accordingly, an ADC architecture configured in accordance with a practical implementation of the invention may perform a very brief training or initialization procedure to ensure that the strong signal component is accurately predicted. In addition, the input gain of the ADC architecture may be adjusted to prevent overflow.
- the ADC architecture may utilize a standard 14-bit ADC device, and the output of the ADC device may be registered into an overall output word having a larger number of bits (for example, 20 bits).
- the circuitry begins to update magnitude, frequency, phase, pulse repetition frequency (“PRF”) rate, or other signal properties on locally strong signals, and begins to predict those waveform components.
- PRF pulse repetition frequency
- the ADC architecture synthesizes those waveform components in magnitude and phase so as to be able to subtract those components from the incoming signal, allowing the remaining unpredicted components to be converted into the digital domain with higher gain and, consequently, better resolution.
- the digital circuitry of the ADC architecture may arrange to add the predicted component to the unpredicted component, resulting in a larger overall dynamic range output.
- utilization of the ADC techniques described herein can extend the dynamic range of an ADC device by up to 30 dB.
- the digital circuitry may simply output the residue, or it may output the predicted parameters as desired to suit the needs of the particular application.
- FIG. 2 is a schematic representation of an ADC architecture 200 configured in accordance with an example embodiment of the invention.
- ADC architecture 200 is suitably configured to process an incoming analog signal 202 , generate a digital output 204 , and (optionally) generate any number of additional outputs 206 .
- Incoming analog signal 202 may be a signal that is based upon or is otherwise derived from a received signal (such as a received wireless data communication signal, a received cellular telephone signal, a received radar signal, or the like).
- a received signal such as a received wireless data communication signal, a received cellular telephone signal, a received radar signal, or the like.
- FIG. 2 does not depict any front end receiver components that may be utilized in a practical embodiment.
- Digital output 204 may include any number (N) of bits, where the actual number of bits may depend upon the particular application or system environment.
- ADC devices typically provide an output of 14 bits, and digital output 204 may include 14 bits for compatibility with practical digital circuit architectures. Additional outputs 206 , which are described in more detail below, may be generated by the processor employed by ADC architecture 200 in response to digital output 204 .
- additional outputs 206 may include, without limitation: a supplemental digital output; data indicative of one or more characteristics or features of incoming analog signal 202 , digital output 204 , or ADC architecture 200 ; status information for ADC architecture 200 ; features of the predicted signals such as phase, frequency, or magnitude; modulated properties such as PRF or duty cycle; frequency or amplitude modulation properties of the predicted waveforms; spread spectrum properties of the predicted waveforms; the sum of the predicted waveforms and the residual waveform; only the predicted waveforms; and only the residual waveform.
- Digital output 204 and additional output 206 may be processed by the system or subsystem in which ADC architecture 200 resides.
- ADC architecture 200 generally includes a programmable gain element 208 , an ADC 210 , a processor 212 , and a DAC 214 .
- Programmable gain element 208 includes an input for a received analog signal, such as incoming analog signal 202 , and programmable gain element 208 is suitably configured to generate a first analog signal 216 from the received analog signal.
- Programmable gain element 208 may finction as an adjustable attenuator and/or an adjustable gain amplifier, such that the magnitude of incoming analog signal 202 can be adjusted to ensure that ADC 210 is not overdriven.
- programmable gain element 208 includes a control signal input for a gain control signal 218 generated by processor 212 .
- gain control signal 218 may be a digital signal having any number of bits. For example, 30 dB of gain control range may be suitable for some common applications. If the gain control is configured in 1 dB steps, then it is feasible to control the gain with five control bits. If, however, the system employs 6 dB steps such that the shifting of the signal up and down the databus corresponds to one-bit steps (and to maintain consistency across gain changes), then three control bits are sufficient to provide the 30 dB control range.
- Programmable gain element 208 includes an output that is coupled to a positive input of ADC 210 .
- first analog signal 216 serves as one input to ADC 210 in this example.
- ADC 210 also includes a negative input for a second analog signal 220 , and an ADC output.
- ADC 210 generates digital output 204 at the ADC output.
- ADC 210 is suitably configured to generate digital output 204 in response to first analog signal 216 and second analog signal 220 .
- ADC 210 is configured to generate a digital representation of a magnitude that corresponds to the magnitude of first analog signal 216 minus the magnitude of second analog signal 220 .
- ADC 210 subtracts second analog signal 220 from first analog signal 216 , then performs an analog-to-digital conversion on the difference (alternatively, ADC architecture 200 may utilize a separate subtraction element that is not integrated with ADC 210 ).
- first analog signal 216 comprises a strong signal component combined with a weak signal component
- second analog signal 220 comprises a predicted representation of the strong signal component
- digital output 204 comprises a digital representation of an estimation of the weak signal component.
- ADC circuits are well known to those skilled in the art and, therefore, the circuit topology of ADC 210 and the manner in which ADC 210 quantizes the analog difference signal will not be described in detail herein.
- digital output 204 may serve as an output of ADC architecture 200 .
- digital output 204 may serve as an input to processor 212 .
- Processor 212 generally includes an input coupled to the output of ADC 210 , a first output (coupled to the input of DAC 214 ) for a digital adjustment signal 222 , a second output (coupled to programmable. gain element 208 ) for gain control signal 218 , and a third output for processor output(s) 206 .
- Processor 212 may include one or more processing modules having suitably configured processing logic and/or software, such as, without limitation: a gain control module 224 ; a sigma delta noise feedback module 226 ; a waveform prediction module 228 ; an output formatting module 230 ; and a DAC linearization and compensation module 232 . Each of these modules is described in more detail below.
- Processor 212 may be realized as a digital signal processor, a microprocessor, a controller, a microcontroller, or a state machine.
- Processor 212 may also be implemented as a combination of computing devices, e.g., a combination of a digital signal processor and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a digital signal processor core, or any other such configuration.
- waveform prediction module 228 is appropriately configured to determine predictable signal characteristics of incoming analog signal and/or first analog signal 216 , and to generate digital adjustment signal 222 in response to those predictable signal characteristics.
- waveform prediction module 228 may be configured to predict a feature of the strong signal component contained in first analog signal 216 , such as the magnitude of the strong signal component.
- DAC 214 may be coupled between the first output of processor 212 and the negative input of ADC 210 .
- DAC 214 is configured to generate second analog signal 220 in response to digital adjustment signal 222 .
- DAC 214 is configured to generate an analog signal having a magnitude that corresponds to a magnitude indicated by digital adjustment signal 222 .
- DAC circuits are well known to those skilled in the art and, therefore, the circuit topology of DAC 214 and the manner in which DAC 214 generates second analog signal 220 from digital adjustment signal 222 will not be described in detail herein.
- gain control module 224 is suitably configured to generate gain control signal 218 in a format that is compatible with programmable gain element 208 .
- gain control module 224 includes processing logic that performs overload detection and automatic gain control for ADC architecture 200 . For example, if gain control module 224 either halves or doubles the gain of programmable gain element 208 , then the output of ADC would be bit-shifted to the right or left by one bit. This enables ADC architecture 200 to perform such gain adjustments without adversely impacting the interpretation of the digitized output from a system perspective.
- Gain control module 224 can also increase the gain of programmable gain element 208 to obtain better resolution for low energy signals.
- Sigma delta noise feedback module 226 is configured to carry out conventional sigma delta noise feedback techniques to extend the dynamic range of ADC architecture 200 .
- the waveform prediction algorithm utilized by processor 212 builds upon the predictive technique performed by sigma delta noise feedback module 226 to extend the dynamic range of ADC architecture even further.
- Waveform prediction module 228 utilizes one or more algorithms to predict certain characteristics of incoming signal samples such that the predictable signal components can be effectively subtracted from first analog signal 216 . If the predictable signal characteristics correspond to a strong signal component in a composite input signal, then the subtraction of the strong signal component frees up the dynamic range of ADC 210 , and that dynamic range can then be devoted to the weaker signal component. For example, if ADC architecture 200 is utilized to digitize radar pulse signals, and waveform prediction module 228 determines that there is a predictable pulse width and periodicity, then ADC architecture 200 can assume that a periodic strong pulse will be received. Waveform prediction module 228 can characterize certain features of the pulse, including a predicted magnitude, which can be subtracted from the incoming analog radar signal.
- the residual analog signal will be a relatively low magnitude signal, which enables ADC architecture 200 to process signals that might otherwise be treated as noise.
- waveform prediction module 228 analyzes historical trends in the received signal (as represented by digital output 204 ), which makes ADC architecture 200 particularly suited for use in applications having cyclical or otherwise predictable signals.
- Waveform prediction module 228 may be configured to characterize and/or predict certain features of the signal under observation. For example, waveform prediction module 228 may analyze the spectrum of a received signal and monitor for strong sine wave components. If waveform prediction module 228 detects a particular sine wave, processor 212 can measure the frequency, phase, and amplitude of the sine wave, and generate a digital representation of a sine wave that is equal in amplitude and frequency, yet 180 degrees out of phase relative to the detected sine wave. That synthesized sine wave can be utilized to produce the second analog signal 220 to effectively cancel the detected sine wave from first analog signal 216 . In practical embodiments, waveform prediction module 228 operates in a feedback path that monitors digital output 204 to improve the accuracy of the predictive modeling over time.
- Waveform prediction module 228 may also be configured to “extract” certain features of the incoming signal or signals, and processor 212 can represent the incoming signal or signals in terms of such features.
- waveform prediction module 228 may detect, analyze, and/or process any of the following features, without limitation: frequency; phase; amplitude; pulse width; pulse shape; timing characteristics; carrier frequency; features of the predicted signals such as phase, frequency, or magnitude; modulated properties such as PRF or duty cycle; frequency or amplitude modulation properties of the predicted waveforms; spread spectrum properties of the predicted waveforms; the sum of the predicted waveforms and the residual waveform; only the predicted waveforms; and only the residual waveform.
- waveform prediction module 228 is customized to accommodate the intended application and to accommodate the types of signals contemplated by the intended application. Moreover, the waveform prediction algorithms may need to be customized or programmed with features, parameters, and/or characteristics that are specific to the intended application to enable ADC architecture 200 to quickly and effectively predict the desired signal components.
- an extracted feature may be the magnitude of a strong signal component
- waveform prediction module 228 could be configured to generate a digital representation of that magnitude for use as an input to DAC 214 and/or for use as a secondary output 206 .
- Such secondary output 206 can be combined with digital output 204 to provide an overall digital output having more bit resolution than ADC 210 alone.
- waveform prediction module 228 may be suitably configured to generate a respective output that is indicative of any of the features mentioned above. Such output may be processed internally by ADC architecture 200 and/or made available as a secondary output 206 of processor 212 .
- waveform prediction module 228 may utilize auto-regressive moving average modeling techniques, which are particularly suitable for speech and acoustic signals.
- Other algorithms, techniques, and methodologies suitable for use with waveform prediction module 228 include, without limitation: Fourier Analysis; autocorrelation; correlation with stored examples; Autoregressive Moving Average (“ARMA”); linear prediction (“LPC”); periodogram; and hotelling.
- ARMA Autoregressive Moving Average
- LPC linear prediction
- hotelling hotelling.
- Output formatting module 230 is configured to generate appropriate outputs for ADC architecture 200 .
- output formatting module 230 is configured to generate digital adjustment signal 222 and gain control signal 218 .
- output formatting module 230 can be instructed to analyze extracted features (described above) and produce output data, signals, or information that is formatted in a usable manner.
- output formatting module 230 may be designed to provide an additional digital output corresponding to the digital representation of the subtracted signal component, and that additional digital output may be combined with digital output 204 to provide a combined or overall digital output for ADC architecture 200 .
- DAC linearization and compensation module 232 can be employed by practical embodiments to compensate for nonlinearities and/or delay that might be introduced by DAC 214 .
- module 232 may be activated during an initialization period during which a test signal is injected into ADC architecture 200 . The characteristics of the test signal are such that module 232 can accurately characterize the behavior and properties of DAC 214 . Thereafter, processor 212 can compensate for the operating characteristics of DAC 214 in connection with the receipt of actual incoming signals.
- a practical embodiment may utilize known DAC linearization methods, including, without limitation: DC offset removal; first order correction of the gain slope; second order correction for curvature; and nonlinearity correction using one or more lookup tables.
- ADC architecture 200 operates in the following manner, assuming that processor 212 has been configured with an appropriate waveform prediction module 228 that is suitable for the particular application. Upon initialization, a practical ADC architecture 200 will enter a very short training period to enable waveform prediction module 228 to detect a predictable signal. For audio signals, the training period is approximately 30 samples or less. For radio signals, the training period is typically less than 100 samples. Assuming a CDMA system with a 6 MHz carrier frequency, ADC architecture will sample at least 12 million samples per second. Thus, the training period is virtually unnoticeable in a practical implementation. Once this training is complete, waveform prediction module 228 will continue to predict the desired signal component in the incoming analog signal 202 .
- incoming analog signal 202 includes a strong signal component and a weak signal component.
- Programmable gain element 208 adjusts the amplitude of incoming analog signal 202 (in accordance with gain control signal 218 ) to ensure that ADC 210 is not overloaded.
- the adjusted incoming analog signal 202 corresponds to first analog signal 216 in this example.
- the second analog signal 220 which represents a predicted or estimated version of the incoming strong signal component, is subtracted from first analog signal 216 , and ADC 210 generates digital output 204 in response to the difference signal.
- Processor 212 monitors the digital output 204 and may update gain control signal 218 , digital adjustment signal 222 , and/or processor outputs 206 as needed.
- Digital output 204 represents a digital representation of the weak signal component, and one of the processor outputs 206 may represent a digital representation of the strong signal component, which has been synthesized by processor 212 .
- FIG. 3 is a schematic representation of a communication system 300 configured in accordance with an example embodiment of the invention.
- Communication system 300 generally includes an antenna 302 , an amplifier such as a low noise amplifier 304 , a mixer 306 , a filter 308 , an ADC architecture 310 , an amplifier 312 , an up-converter 314 , a mixer 316 , and a filter 318 .
- the elements other than antenna 302 and ADC architecture 310 are associated with the RF front end for communication system 300 .
- Antenna 302 is configured to receive an incoming analog signal 320 for processing by communication system 300 .
- the incoming analog signal 320 represents a first analog signal for amplifier 304 . This signal is received at a positive input to amplifier 304 , and a second analog signal 322 is received at a negative input to amplifier 304 .
- amplifier 304 generates an output signal 324 that serves as an input to mixer 306 .
- Amplifier 304 is suitably configured to generate its output signal 324 in response to first analog signal 320 and second analog signal 322 .
- amplifier 304 is configured to generate the amplifier output signal 324 in response to the difference between the magnitude of first analog signal 320 and the magnitude of second analog signal 322 .
- amplifier 304 effectively subtracts second analog signal 322 from first analog signal 320 , then amplifies the difference (alternatively, communication system 300 may utilize a separate subtraction element that is not integrated with amplifier 304 ).
- ADC architecture input signal 326 is akin to incoming analog signal 202 (see FIG. 2 ).
- communication system 300 and ADC architecture 200 share a number of features, functions, and elements that will not be redundantly described herein.
- ADC architecture 310 is similar to ADC architecture 200 in both structure and operation.
- ADC architecture 310 includes a programmable gain element 328 , an ADC 330 , a processor 332 , and a DAC 334 .
- ADC 330 In contrast to ADC architecture 200 , however, ADC 330 has a single input that is coupled to the output of programmable gain element 328 . Consequently, ADC 330 does not perform any signal subtraction, and ADC 330 simply generates digital output 336 in response to amplifier output signal 324 (more specifically, ADC 330 converts its input signal 338 into digital form as digital output 336 ).
- DAC 334 is coupled between processor 332 and the negative input of amplifier 304 . More specifically, DAC 334 generates an analog adjustment signal 340 in response to a digital adjustment signal 342 output by processor 332 .
- Analog adjustment signal 340 is processed by amplifier 312 , up converter 314 , mixer 316 , and filter 318 to produce second analog signal 322 .
- second analog signal 322 is derived from analog adjustment signal 340 . Therefore, ADC architecture 310 is suitably configured to identify the predictable signal component and to control the generation of second analog signal 322 such that the predictable signal component can be subtracted in the RF front end, e.g., by amplifier 304 .
- Digital output 336 and the alternative processor outputs can be arranged as described above in connection with ADC architecture 200 .
- FIG. 4 is a flow chart of a generalized and simplified analog-to-digital conversion process 400 according to an example embodiment of the invention.
- Process 400 may be performed by ADC architecture 200 , by communication system 300 , or by any suitably configured circuit, architecture, arrangement of elements, system, or subsystem.
- the various tasks performed in connection with process 400 may be performed by software, hardware, firmware, or any combination thereof.
- the following description of process 400 may refer to elements mentioned above in connection with FIGS. 1-3 .
- portions of process 400 may be performed by different elements of the described system, e.g., ADC 210 , waveform prediction module 228 , or DAC 214 .
- process 400 may include any number of additional or alternative tasks, the tasks shown in FIG. 4 need not be performed in the illustrated order, and process 400 may be incorporated into a more comprehensive procedure or process having additional functionality not described in detail herein.
- Analog-to-digital conversion process 400 assumes that the receiving device is configured as described above, namely, that the receiving device includes a processor having the processing logic necessary to perform the waveform prediction algorithm(s) for the anticipated signal or signals to be received. As mentioned above, a practical waveform prediction algorithm may have at least some a priori knowledge of certain characteristics, features, or parameters of the signal or signals to be processed.
- Process 400 may begin by obtaining an analog signal that comprises a first signal component, such as a strong signal component, and a second signal component, such as a weak signal component (task 402 ). Referring to FIG.
- this analog input signal may correspond to a preconditioned signal (e.g., signal 202 ), a gain-adjusted signal (e.g., signal 216 ), or a signal derived from such signals.
- this analog input signal may correspond to a received RF signal (e.g., signal 320 ) or a signal derived from such a signal.
- the analog input signal refers to signal 216 in FIG. 2 and to signal 320 in FIG. 3 .
- Analog-to-digital conversion process 400 subtracts an analog adjustment signal from the analog input signal, which results in an adjusted analog signal (task 404 ).
- the analog adjustment signal is a predicted representation or estimation of the strong signal component.
- task 404 is performed by ADC 210 .
- task 404 may be performed by a suitably configured subtraction element that generates a difference output that is fed to ADC 210 .
- task 404 is performed by amplifier 304 .
- task 404 may be performed by a suitably configured subtraction element that generates a difference output that is fed to amplifier 304 .
- the adjusted analog signal obtained by task 404 is then processed to generate a digital output that is based upon the adjusted analog signal (task 406 ).
- task 406 represents a standard analog-to-digital conversion wherein the digital output is a digital representation of a given analog signal (which may be the adjusted analog signal or an analog signal based upon the adjusted analog signal).
- the digital output is a digital representation of the adjusted analog signal itself.
- the digital output is a digital representation of an analog signal that is derived from the adjusted analog signal, namely, signal 338 ).
- the number of bits in the digital output may differ from one application to another, depending upon the intended operating specifications and parameters.
- Analog-to-digital conversion process 400 can then process the digital output from task 406 to determine predictable signal characteristics of the analog input signal (task 408 ).
- the receiver device may utilize a suitable waveform prediction algorithm implemented by a digital signal processor to accomplish task 408 .
- Process 400 may then update the analog adjustment signal in response to one or more of the predictable characteristics (task 410 ).
- the processor generates a digital adjustment signal in response to the predictable characteristics, and the digital adjustment signal is converted into an analog signal using known digital-to-analog conversion techniques.
- the output of DAC 214 serves as the analog adjustment signal, and the updating of the analog adjustment signal is controlled by processor 212 and influenced by DAC 214 .
- the output of filter 318 serves as the analog adjustment signal, and the updating of the analog adjustment signal is controlled by processor 332 and influenced by various front end components (up-converter 314 , mixer 316 , and filter 318 ).
- analog-to-digital conversion process 400 may generate output corresponding to one or more predicted features of the analog input signal (task 412 ).
- task 408 may predict certain features of the strong signal component, such as the magnitude of the strong signal component, and task 412 may generate a digital representation of the magnitude of the strong signal component.
- This additional output may be combined with the digital output obtained by task 406 (which, in this example, is a digital representation of an estimation of the weak signal component) or otherwise processed by the receiving device, the system, or architecture in an appropriate manner.
- task 412 may generate outputs related to certain detected features of the analog input signal, the strong signal component, the weak signal component, or the like, including, but not limited to: pulse shape; pulse width; carrier frequency; phase; and magnitude.
- certain tasks in analog-to-digital conversion process 400 may be bypassed or modified during a training or initialization period of operation.
- This training period may be desirable to enable the waveform prediction logic to obtain an initial prediction of the analog signal characteristics.
- the waveform prediction logic can detect and predict the strong signal component. Accordingly, during the training period process 400 may skip task 404 , task 406 , and task 412 . Once the waveform prediction logic has acquired an estimation of the strong signal characteristics, however, process 400 may continue in its normal operating mode.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
Description
- The present invention relates generally to data communication systems. More particularly, the present invention relates to an analog-to-digital converter architecture.
- The prior art includes many analog-to-digital converter (“ADC”) designs. An ADC receives an analog input signal and generates a digital representation of the magnitude of the analog input signal. Any practical ADC exhibits limited dynamic range and spur-free dynamic range. This limit is imposed by the dynamic range of the analog circuitry utilized by the ADC, basic quantum physics related to the quantum noise of the electronic circuits, and the quantization noise associated with the finite number of bits produced by the ADC. Some conventional ADC devices employ a sigma delta technique to extend their dynamic range. Sigma delta techniques predict a sample as being nearly equivalent to the previous sample, and digitally shape the quantization noise to avoid interfering with the desired signal. Sigma delta techniques utilize digital filtering to suppress quantization noise in the region of the signal of interest by constructing a digital feedback path at the frequency of interest. Although sigma delta techniques can improve the dynamic range of a basic ADC design, some applications may have ADC dynamic range requirements that exceed conventional ADC devices that incorporate sigma delta noise feedback.
- Accordingly, it is desirable to have an ADC architecture that extends the dynamic range and bandwidth of conventional ADCs. In addition, it is desirable to have an ADC technology that is capable of detecting low power waveforms, and secondary waveforms that may otherwise be “hidden” in a primary or strong waveform. Furthermore, other desirable features and characteristics of the present invention will become apparent from the subsequent detailed description and the appended claims, taken in conjunction with the accompanying drawings and the foregoing technical field and background.
- An ADC configured in accordance with an example embodiment of the invention has a high dynamic range relative to conventional ADCs. The ADC described herein extends its dynamic range by measuring, predicting, and subtracting predicable high power waveform components from the signal to be digitized. As a result, the available dynamic range of a finite bit ADC can be applied to the remaining less predicable or lower power signal components. The predicted waveform can be added to the measured waveform, resulting in a representation of the entire composite signal.
- The above and other aspects of the invention may be carried out in one form by an ADC architecture comprising an ADC having a positive input for a first analog signal, a negative input for a second analog signal, and an ADC output, where the ADC is configured to generate a first digital output at the ADC output, and the first digital output is generated in response to the first analog signal and the second analog signal; a processor having an input coupled to the ADC output, and having a first output for a digital adjustment signal, where the processor includes a waveform prediction module configured to determine predictable signal characteristics of the first analog signal, and to generate the digital adjustment signal in response to the predictable signal characteristics; and a digital-to-analog converter (“DAC”) coupled between the first output of the processor and the negative input of the ADC. The DAC is configured to generate the second analog signal in response to the digital adjustment signal.
- A more complete understanding of the present invention may be derived by referring to the detailed description and claims when considered in conjunction with the following figures, wherein like reference numbers refer to similar elements throughout the figures.
-
FIG. 1 is a graph of magnitude versus frequency for signal content that may be received by an ADC; -
FIG. 2 is a schematic representation of an ADC architecture configured in accordance with an example embodiment of the invention; -
FIG. 3 is a schematic representation of a communication system configured in accordance with an example embodiment of the invention; and -
FIG. 4 is a flow chart of an analog-to-digital conversion process according to an example embodiment of the invention. - The following detailed description is merely illustrative in nature and is not intended to limit the invention or the application and uses of the invention. Furthermore, there is no intention to be bound by any expressed or implied theory presented in the preceding technical field, background, brief summary or the following detailed description.
- The invention may be described herein in terms of functional and/or logical block components and various processing steps. It should be appreciated that such block components may be realized by any number of hardware, software, and/or firmware components configured to perform the specified functions. For example, an embodiment of the invention may employ various integrated circuit components, e.g., memory elements, digital signal processing elements, logic elements, look-up tables, or the like, which may carry out a variety of functions under the control of one or more microprocessors or other control devices. In addition, those skilled in the art will appreciate that the present invention may be practiced in conjunction with any number of data transmission protocols and that the system described herein is merely one exemplary application for the invention.
- For the sake of brevity, conventional techniques related to signal processing, data transmission, analog-to-digital conversion, digital-to-analog conversion, waveform prediction, sigma delta noise feedback, and other functional aspects of the systems (and the individual operating components of the systems) may not be described in detail herein. Furthermore, the connecting lines shown in the various figures contained herein are intended to represent example functional relationships and/or physical couplings between the various elements. It should be noted that many alternative or additional functional relationships or physical connections may be present in a practical embodiment.
- The following description refers to elements or features being “connected” or “coupled” together. As used herein, unless expressly stated otherwise, “connected” means that one element/feature is directly joined to (or directly communicates with) another element/feature, and not necessarily mechanically. Likewise, unless expressly stated otherwise, “coupled” means that one element/feature is directly or indirectly joined to (or directly or indirectly communicates with) another element/feature, and not necessarily mechanically. Thus, although the schematics shown in
FIG. 2 andFIG. 3 depict example arrangements of elements, additional intervening elements, devices, features, or components may be present in actual embodiments (assuming that the functionality of the circuits is not adversely affected). - Those of skill in the art will understand that information and signals may be represented using any of a variety of different technologies and techniques. For example, data, instructions, commands, information, signals, bits, symbols, and chips that may be referenced throughout the following description may be represented by voltages, currents, electromagnetic waves, magnetic fields or particles, optical fields or particles, or any combination thereof.
- An ADC architecture as described herein is particularly suited for use with analog signals that may be a composite of more than one signal, e.g., signals originating from different sources, signals having different characteristics, a desired signal mixed with noise, or the like. For example,
FIG. 1 is a graph of magnitude versus frequency forsignal content 100 that may be received by an ADC architecture.Signal content 100 is generally characterized by a carrier frequency of about 1880 MHz and a noise floor that hovers at approximately −90 dBc. Although not a requirement or limitation of the invention,signal content 100 has the characteristics of a typical OFDM waveform, namely,signal content 100 includes a noticeable pedestal of energy (identified by reference number 102) that is a few dBc above the noise floor on either side of the primary energy peak. In practice, however, this pedestal of energy may be caused by a relatively weak received signal component that is in the presence of a relatively strong received signal component. In some practical applications, such as a cellular telephone system where a strong signal may be interfering with a weak signal, it may be desirable to actually receive the weak signal component. An ADC architecture utilized by the cell phone receiver may have difficulty with the weak signal component due to the practical dynamic range limitations of the ADC device. - A standard ADC device has a usable dynamic range of about 60 dB. Thus, it can be difficult to accurately process a weak signal component that is more than 60 dB lower than a strong signal component. An enhanced ADC device that utilizes sigma delta noise feedback techniques may have an extended dynamic range of almost 80 dB. Although this is a measurable improvement over standard ADC devices, some practical applications may require more than 80 dB of dynamic range.
- An ADC architecture configured in accordance with an example embodiment of the invention utilizes a traditional ADC device, a gain control device, processing logic that predicts the strong signal components of an input waveform, and a DAC device. The ADC architecture synthesizes the strong waveform components in an appropriate manner such that the strong predictable components can be subtracted from the input signal prior to digitization. The prediction procedure may employ estimation or prediction software that is specifically configured according to certain known types of strong signal interference. For example, in radar applications, the prediction algorithm may be suitably configured with the ability to predict a pulse at a given power level and repetition rate. In radio communication applications, the prediction algorithm may be suitably configured with the ability to subtract a strong narrowband continuous wave interference signal (essentially, a sine wave of relatively constant amplitude, frequency, and phase). In speech communication applications, the prediction algorithm may be suitably configured with the ability to determine and subtract the predicable parts of a speech waveform from a nearby speaker, such that the speech waveform from a distant speaker can also be accurately captured.
- In practical embodiments, the first samples of the strong signal component cannot be accurately predicted because the ADC architecture has little or no a priori knowledge of the input signal characteristics. Accordingly, an ADC architecture configured in accordance with a practical implementation of the invention may perform a very brief training or initialization procedure to ensure that the strong signal component is accurately predicted. In addition, the input gain of the ADC architecture may be adjusted to prevent overflow. The ADC architecture may utilize a standard 14-bit ADC device, and the output of the ADC device may be registered into an overall output word having a larger number of bits (for example, 20 bits). In operation, as the digital circuitry becomes aware of what types of strong waveforms might be present (and, therefore, might be predictable), the circuitry begins to update magnitude, frequency, phase, pulse repetition frequency (“PRF”) rate, or other signal properties on locally strong signals, and begins to predict those waveform components. As it predicts them, the ADC architecture synthesizes those waveform components in magnitude and phase so as to be able to subtract those components from the incoming signal, allowing the remaining unpredicted components to be converted into the digital domain with higher gain and, consequently, better resolution.
- From an output perspective, the digital circuitry of the ADC architecture may arrange to add the predicted component to the unpredicted component, resulting in a larger overall dynamic range output. In one practical embodiment, utilization of the ADC techniques described herein can extend the dynamic range of an ADC device by up to 30 dB. Alternatively, the digital circuitry may simply output the residue, or it may output the predicted parameters as desired to suit the needs of the particular application.
-
FIG. 2 is a schematic representation of anADC architecture 200 configured in accordance with an example embodiment of the invention.ADC architecture 200 is suitably configured to process anincoming analog signal 202, generate adigital output 204, and (optionally) generate any number ofadditional outputs 206.Incoming analog signal 202 may be a signal that is based upon or is otherwise derived from a received signal (such as a received wireless data communication signal, a received cellular telephone signal, a received radar signal, or the like). For the sake of brevity and simplicity,FIG. 2 does not depict any front end receiver components that may be utilized in a practical embodiment.Digital output 204 may include any number (N) of bits, where the actual number of bits may depend upon the particular application or system environment. For example, ADC devices typically provide an output of 14 bits, anddigital output 204 may include 14 bits for compatibility with practical digital circuit architectures.Additional outputs 206, which are described in more detail below, may be generated by the processor employed byADC architecture 200 in response todigital output 204. Briefly,additional outputs 206 may include, without limitation: a supplemental digital output; data indicative of one or more characteristics or features ofincoming analog signal 202,digital output 204, orADC architecture 200; status information forADC architecture 200; features of the predicted signals such as phase, frequency, or magnitude; modulated properties such as PRF or duty cycle; frequency or amplitude modulation properties of the predicted waveforms; spread spectrum properties of the predicted waveforms; the sum of the predicted waveforms and the residual waveform; only the predicted waveforms; and only the residual waveform.Digital output 204 andadditional output 206 may be processed by the system or subsystem in whichADC architecture 200 resides. -
ADC architecture 200 generally includes aprogrammable gain element 208, anADC 210, aprocessor 212, and aDAC 214.Programmable gain element 208 includes an input for a received analog signal, such asincoming analog signal 202, andprogrammable gain element 208 is suitably configured to generate afirst analog signal 216 from the received analog signal.Programmable gain element 208 may finction as an adjustable attenuator and/or an adjustable gain amplifier, such that the magnitude ofincoming analog signal 202 can be adjusted to ensure thatADC 210 is not overdriven. In the example embodiment,programmable gain element 208 includes a control signal input for again control signal 218 generated byprocessor 212. In practical embodiments, gaincontrol signal 218 may be a digital signal having any number of bits. For example, 30 dB of gain control range may be suitable for some common applications. If the gain control is configured in 1 dB steps, then it is feasible to control the gain with five control bits. If, however, the system employs 6 dB steps such that the shifting of the signal up and down the databus corresponds to one-bit steps (and to maintain consistency across gain changes), then three control bits are sufficient to provide the 30 dB control range. -
Programmable gain element 208 includes an output that is coupled to a positive input ofADC 210. Thus,first analog signal 216 serves as one input toADC 210 in this example.ADC 210 also includes a negative input for asecond analog signal 220, and an ADC output. In the example embodiment shown inFIG. 2 ,ADC 210 generatesdigital output 204 at the ADC output.ADC 210 is suitably configured to generatedigital output 204 in response tofirst analog signal 216 andsecond analog signal 220. In particular,ADC 210 is configured to generate a digital representation of a magnitude that corresponds to the magnitude offirst analog signal 216 minus the magnitude ofsecond analog signal 220. In other words,ADC 210 subtractssecond analog signal 220 fromfirst analog signal 216, then performs an analog-to-digital conversion on the difference (alternatively,ADC architecture 200 may utilize a separate subtraction element that is not integrated with ADC 210). In the context of one practical embodiment,first analog signal 216 comprises a strong signal component combined with a weak signal component,second analog signal 220 comprises a predicted representation of the strong signal component, anddigital output 204 comprises a digital representation of an estimation of the weak signal component. ADC circuits are well known to those skilled in the art and, therefore, the circuit topology ofADC 210 and the manner in whichADC 210 quantizes the analog difference signal will not be described in detail herein. - As mentioned above,
digital output 204 may serve as an output ofADC architecture 200. In addition,digital output 204 may serve as an input toprocessor 212.Processor 212 generally includes an input coupled to the output ofADC 210, a first output (coupled to the input of DAC 214) for adigital adjustment signal 222, a second output (coupled to programmable. gain element 208) forgain control signal 218, and a third output for processor output(s) 206.Processor 212 may include one or more processing modules having suitably configured processing logic and/or software, such as, without limitation: again control module 224; a sigma deltanoise feedback module 226; awaveform prediction module 228; anoutput formatting module 230; and a DAC linearization andcompensation module 232. Each of these modules is described in more detail below. In practice, the various illustrative blocks, modules, processing logic, and circuits described in connection with the embodiments disclosed herein may be implemented or performed with a general purpose processor, a content addressable memory, a digital signal processor, an application specific integrated circuit, a field programmable gate array, any suitable programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination thereof, designed to perform the functions described herein.Processor 212 may be realized as a digital signal processor, a microprocessor, a controller, a microcontroller, or a state machine.Processor 212 may also be implemented as a combination of computing devices, e.g., a combination of a digital signal processor and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a digital signal processor core, or any other such configuration. - Briefly,
waveform prediction module 228 is appropriately configured to determine predictable signal characteristics of incoming analog signal and/orfirst analog signal 216, and to generatedigital adjustment signal 222 in response to those predictable signal characteristics. In the context of the above example,waveform prediction module 228 may be configured to predict a feature of the strong signal component contained infirst analog signal 216, such as the magnitude of the strong signal component. -
DAC 214 may be coupled between the first output ofprocessor 212 and the negative input ofADC 210. In practical embodiments,DAC 214 is configured to generatesecond analog signal 220 in response todigital adjustment signal 222. In particular,DAC 214 is configured to generate an analog signal having a magnitude that corresponds to a magnitude indicated bydigital adjustment signal 222. DAC circuits are well known to those skilled in the art and, therefore, the circuit topology ofDAC 214 and the manner in whichDAC 214 generatessecond analog signal 220 fromdigital adjustment signal 222 will not be described in detail herein. - Referring again to
processor 212, gaincontrol module 224 is suitably configured to generategain control signal 218 in a format that is compatible withprogrammable gain element 208. In practical embodiments, gaincontrol module 224 includes processing logic that performs overload detection and automatic gain control forADC architecture 200. For example, ifgain control module 224 either halves or doubles the gain ofprogrammable gain element 208, then the output of ADC would be bit-shifted to the right or left by one bit. This enablesADC architecture 200 to perform such gain adjustments without adversely impacting the interpretation of the digitized output from a system perspective.Gain control module 224 can also increase the gain ofprogrammable gain element 208 to obtain better resolution for low energy signals. - Sigma delta
noise feedback module 226 is configured to carry out conventional sigma delta noise feedback techniques to extend the dynamic range ofADC architecture 200. The waveform prediction algorithm utilized byprocessor 212 builds upon the predictive technique performed by sigma deltanoise feedback module 226 to extend the dynamic range of ADC architecture even further. -
Waveform prediction module 228 utilizes one or more algorithms to predict certain characteristics of incoming signal samples such that the predictable signal components can be effectively subtracted fromfirst analog signal 216. If the predictable signal characteristics correspond to a strong signal component in a composite input signal, then the subtraction of the strong signal component frees up the dynamic range ofADC 210, and that dynamic range can then be devoted to the weaker signal component. For example, ifADC architecture 200 is utilized to digitize radar pulse signals, andwaveform prediction module 228 determines that there is a predictable pulse width and periodicity, thenADC architecture 200 can assume that a periodic strong pulse will be received.Waveform prediction module 228 can characterize certain features of the pulse, including a predicted magnitude, which can be subtracted from the incoming analog radar signal. The residual analog signal will be a relatively low magnitude signal, which enablesADC architecture 200 to process signals that might otherwise be treated as noise. In practice,waveform prediction module 228 analyzes historical trends in the received signal (as represented by digital output 204), which makesADC architecture 200 particularly suited for use in applications having cyclical or otherwise predictable signals. -
Waveform prediction module 228 may be configured to characterize and/or predict certain features of the signal under observation. For example,waveform prediction module 228 may analyze the spectrum of a received signal and monitor for strong sine wave components. Ifwaveform prediction module 228 detects a particular sine wave,processor 212 can measure the frequency, phase, and amplitude of the sine wave, and generate a digital representation of a sine wave that is equal in amplitude and frequency, yet 180 degrees out of phase relative to the detected sine wave. That synthesized sine wave can be utilized to produce thesecond analog signal 220 to effectively cancel the detected sine wave fromfirst analog signal 216. In practical embodiments,waveform prediction module 228 operates in a feedback path that monitorsdigital output 204 to improve the accuracy of the predictive modeling over time. -
Waveform prediction module 228 may also be configured to “extract” certain features of the incoming signal or signals, andprocessor 212 can represent the incoming signal or signals in terms of such features. For example,waveform prediction module 228 may detect, analyze, and/or process any of the following features, without limitation: frequency; phase; amplitude; pulse width; pulse shape; timing characteristics; carrier frequency; features of the predicted signals such as phase, frequency, or magnitude; modulated properties such as PRF or duty cycle; frequency or amplitude modulation properties of the predicted waveforms; spread spectrum properties of the predicted waveforms; the sum of the predicted waveforms and the residual waveform; only the predicted waveforms; and only the residual waveform. In practical embodiments,waveform prediction module 228 is customized to accommodate the intended application and to accommodate the types of signals contemplated by the intended application. Moreover, the waveform prediction algorithms may need to be customized or programmed with features, parameters, and/or characteristics that are specific to the intended application to enableADC architecture 200 to quickly and effectively predict the desired signal components. - As described above, an extracted feature may be the magnitude of a strong signal component, and
waveform prediction module 228 could be configured to generate a digital representation of that magnitude for use as an input toDAC 214 and/or for use as asecondary output 206. Suchsecondary output 206 can be combined withdigital output 204 to provide an overall digital output having more bit resolution thanADC 210 alone. Likewise,waveform prediction module 228 may be suitably configured to generate a respective output that is indicative of any of the features mentioned above. Such output may be processed internally byADC architecture 200 and/or made available as asecondary output 206 ofprocessor 212. - A practical implementation of
ADC architecture 200 may leverage existing waveform prediction algorithms and techniques. For example,waveform prediction module 228 may utilize auto-regressive moving average modeling techniques, which are particularly suitable for speech and acoustic signals. Other algorithms, techniques, and methodologies suitable for use withwaveform prediction module 228 include, without limitation: Fourier Analysis; autocorrelation; correlation with stored examples; Autoregressive Moving Average (“ARMA”); linear prediction (“LPC”); periodogram; and hotelling. -
Output formatting module 230 is configured to generate appropriate outputs forADC architecture 200. For example,output formatting module 230 is configured to generatedigital adjustment signal 222 and gaincontrol signal 218. Moreover,output formatting module 230 can be instructed to analyze extracted features (described above) and produce output data, signals, or information that is formatted in a usable manner. In this regard,output formatting module 230 may be designed to provide an additional digital output corresponding to the digital representation of the subtracted signal component, and that additional digital output may be combined withdigital output 204 to provide a combined or overall digital output forADC architecture 200. - DAC linearization and
compensation module 232 can be employed by practical embodiments to compensate for nonlinearities and/or delay that might be introduced byDAC 214. In practice,module 232 may be activated during an initialization period during which a test signal is injected intoADC architecture 200. The characteristics of the test signal are such thatmodule 232 can accurately characterize the behavior and properties ofDAC 214. Thereafter,processor 212 can compensate for the operating characteristics ofDAC 214 in connection with the receipt of actual incoming signals. A practical embodiment may utilize known DAC linearization methods, including, without limitation: DC offset removal; first order correction of the gain slope; second order correction for curvature; and nonlinearity correction using one or more lookup tables. -
ADC architecture 200 operates in the following manner, assuming thatprocessor 212 has been configured with an appropriatewaveform prediction module 228 that is suitable for the particular application. Upon initialization, apractical ADC architecture 200 will enter a very short training period to enablewaveform prediction module 228 to detect a predictable signal. For audio signals, the training period is approximately 30 samples or less. For radio signals, the training period is typically less than 100 samples. Assuming a CDMA system with a 6 MHz carrier frequency, ADC architecture will sample at least 12 million samples per second. Thus, the training period is virtually unnoticeable in a practical implementation. Once this training is complete,waveform prediction module 228 will continue to predict the desired signal component in theincoming analog signal 202. - In this example,
incoming analog signal 202 includes a strong signal component and a weak signal component.Programmable gain element 208 adjusts the amplitude of incoming analog signal 202 (in accordance with gain control signal 218) to ensure thatADC 210 is not overloaded. The adjustedincoming analog signal 202 corresponds tofirst analog signal 216 in this example. Thesecond analog signal 220, which represents a predicted or estimated version of the incoming strong signal component, is subtracted fromfirst analog signal 216, andADC 210 generatesdigital output 204 in response to the difference signal.Processor 212 monitors thedigital output 204 and may updategain control signal 218,digital adjustment signal 222, and/orprocessor outputs 206 as needed.Digital output 204 represents a digital representation of the weak signal component, and one of the processor outputs 206 may represent a digital representation of the strong signal component, which has been synthesized byprocessor 212. - The technique described above may also be realized in a receiver architecture that performs the signal subtraction at the RF front end. For example,
FIG. 3 is a schematic representation of acommunication system 300 configured in accordance with an example embodiment of the invention.Communication system 300 generally includes anantenna 302, an amplifier such as alow noise amplifier 304, amixer 306, afilter 308, anADC architecture 310, anamplifier 312, an up-converter 314, amixer 316, and afilter 318. The elements other thanantenna 302 andADC architecture 310 are associated with the RF front end forcommunication system 300. -
Antenna 302 is configured to receive anincoming analog signal 320 for processing bycommunication system 300. Theincoming analog signal 320 represents a first analog signal foramplifier 304. This signal is received at a positive input toamplifier 304, and asecond analog signal 322 is received at a negative input toamplifier 304. In the example embodiment shown inFIG. 3 ,amplifier 304 generates anoutput signal 324 that serves as an input tomixer 306.Amplifier 304 is suitably configured to generate itsoutput signal 324 in response tofirst analog signal 320 andsecond analog signal 322. In particular,amplifier 304 is configured to generate theamplifier output signal 324 in response to the difference between the magnitude offirst analog signal 320 and the magnitude ofsecond analog signal 322. In other words,amplifier 304 effectively subtractssecond analog signal 322 fromfirst analog signal 320, then amplifies the difference (alternatively,communication system 300 may utilize a separate subtraction element that is not integrated with amplifier 304). -
Mixer 306 and filter 308 operate in accordance with well known receiver design techniques to extract an ADC architecture input signal 326 from theamplifier output signal 324. Notably, ADCarchitecture input signal 326 is akin to incoming analog signal 202 (seeFIG. 2 ). Indeed,communication system 300 andADC architecture 200 share a number of features, functions, and elements that will not be redundantly described herein.ADC architecture 310 is similar toADC architecture 200 in both structure and operation. In particular,ADC architecture 310 includes aprogrammable gain element 328, anADC 330, aprocessor 332, and aDAC 334. In contrast toADC architecture 200, however,ADC 330 has a single input that is coupled to the output ofprogrammable gain element 328. Consequently,ADC 330 does not perform any signal subtraction, andADC 330 simply generatesdigital output 336 in response to amplifier output signal 324 (more specifically,ADC 330 converts itsinput signal 338 into digital form as digital output 336). - In further contrast to
ADC architecture 200,DAC 334 is coupled betweenprocessor 332 and the negative input ofamplifier 304. More specifically,DAC 334 generates an analog adjustment signal 340 in response to adigital adjustment signal 342 output byprocessor 332. Analog adjustment signal 340 is processed byamplifier 312, upconverter 314,mixer 316, and filter 318 to producesecond analog signal 322. In other words,second analog signal 322 is derived from analog adjustment signal 340. Therefore,ADC architecture 310 is suitably configured to identify the predictable signal component and to control the generation ofsecond analog signal 322 such that the predictable signal component can be subtracted in the RF front end, e.g., byamplifier 304.Digital output 336 and the alternative processor outputs can be arranged as described above in connection withADC architecture 200. -
FIG. 4 is a flow chart of a generalized and simplified analog-to-digital conversion process 400 according to an example embodiment of the invention.Process 400 may be performed byADC architecture 200, bycommunication system 300, or by any suitably configured circuit, architecture, arrangement of elements, system, or subsystem. The various tasks performed in connection withprocess 400 may be performed by software, hardware, firmware, or any combination thereof. For illustrative purposes, the following description ofprocess 400 may refer to elements mentioned above in connection withFIGS. 1-3 . In practical embodiments, portions ofprocess 400 may be performed by different elements of the described system, e.g.,ADC 210,waveform prediction module 228, orDAC 214. It should be appreciated thatprocess 400 may include any number of additional or alternative tasks, the tasks shown inFIG. 4 need not be performed in the illustrated order, andprocess 400 may be incorporated into a more comprehensive procedure or process having additional functionality not described in detail herein. - Analog-to-
digital conversion process 400 assumes that the receiving device is configured as described above, namely, that the receiving device includes a processor having the processing logic necessary to perform the waveform prediction algorithm(s) for the anticipated signal or signals to be received. As mentioned above, a practical waveform prediction algorithm may have at least some a priori knowledge of certain characteristics, features, or parameters of the signal or signals to be processed.Process 400 may begin by obtaining an analog signal that comprises a first signal component, such as a strong signal component, and a second signal component, such as a weak signal component (task 402). Referring toFIG. 2 , this analog input signal may correspond to a preconditioned signal (e.g., signal 202), a gain-adjusted signal (e.g., signal 216), or a signal derived from such signals. Referring toFIG. 3 , this analog input signal may correspond to a received RF signal (e.g., signal 320) or a signal derived from such a signal. For purposes of these examples, the analog input signal refers to signal 216 inFIG. 2 and to signal 320 inFIG. 3 . - Analog-to-
digital conversion process 400 subtracts an analog adjustment signal from the analog input signal, which results in an adjusted analog signal (task 404). In this example, the analog adjustment signal is a predicted representation or estimation of the strong signal component. ForADC architecture 200,task 404 is performed byADC 210. Alternatively,task 404 may be performed by a suitably configured subtraction element that generates a difference output that is fed toADC 210. Forcommunication system 300,task 404 is performed byamplifier 304. Alternatively,task 404 may be performed by a suitably configured subtraction element that generates a difference output that is fed toamplifier 304. - The adjusted analog signal obtained by
task 404 is then processed to generate a digital output that is based upon the adjusted analog signal (task 406). In practice,task 406 represents a standard analog-to-digital conversion wherein the digital output is a digital representation of a given analog signal (which may be the adjusted analog signal or an analog signal based upon the adjusted analog signal). ForADC architecture 200, the digital output is a digital representation of the adjusted analog signal itself. Forcommunication system 300, however, the digital output is a digital representation of an analog signal that is derived from the adjusted analog signal, namely, signal 338). The number of bits in the digital output may differ from one application to another, depending upon the intended operating specifications and parameters. - Analog-to-
digital conversion process 400 can then process the digital output fromtask 406 to determine predictable signal characteristics of the analog input signal (task 408). As described previously, the receiver device may utilize a suitable waveform prediction algorithm implemented by a digital signal processor to accomplishtask 408.Process 400 may then update the analog adjustment signal in response to one or more of the predictable characteristics (task 410). In the practical embodiments described herein, the processor generates a digital adjustment signal in response to the predictable characteristics, and the digital adjustment signal is converted into an analog signal using known digital-to-analog conversion techniques. ForADC architecture 200, the output ofDAC 214 serves as the analog adjustment signal, and the updating of the analog adjustment signal is controlled byprocessor 212 and influenced byDAC 214. Forcommunication system 300, the output offilter 318 serves as the analog adjustment signal, and the updating of the analog adjustment signal is controlled byprocessor 332 and influenced by various front end components (up-converter 314,mixer 316, and filter 318). - In practical embodiments, analog-to-
digital conversion process 400 may generate output corresponding to one or more predicted features of the analog input signal (task 412). For example,task 408 may predict certain features of the strong signal component, such as the magnitude of the strong signal component, andtask 412 may generate a digital representation of the magnitude of the strong signal component. This additional output may be combined with the digital output obtained by task 406 (which, in this example, is a digital representation of an estimation of the weak signal component) or otherwise processed by the receiving device, the system, or architecture in an appropriate manner. As another example,task 412 may generate outputs related to certain detected features of the analog input signal, the strong signal component, the weak signal component, or the like, including, but not limited to: pulse shape; pulse width; carrier frequency; phase; and magnitude. - Although not separately depicted in
FIG. 4 , certain tasks in analog-to-digital conversion process 400 may be bypassed or modified during a training or initialization period of operation. This training period may be desirable to enable the waveform prediction logic to obtain an initial prediction of the analog signal characteristics. For example, during the training period the waveform prediction logic can detect and predict the strong signal component. Accordingly, during thetraining period process 400 may skiptask 404,task 406, andtask 412. Once the waveform prediction logic has acquired an estimation of the strong signal characteristics, however,process 400 may continue in its normal operating mode. - While at least one example embodiment has been presented in the foregoing detailed description, it should be appreciated that a vast number of variations exist. It should also be appreciated that the example embodiment or embodiments described herein are not intended to limit the scope, applicability, or configuration of the invention in any way. Rather, the foregoing detailed description will provide those skilled in the art with a convenient road map for implementing the described embodiment or embodiments. It should be understood that various changes can be made in the function and arrangement of elements without departing from the scope of the invention, where the scope of the invention is defined by the claims, which includes known equivalents and foreseeable equivalents at the time of filing this patent application.
Claims (27)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/357,553 US7253755B1 (en) | 2006-02-16 | 2006-02-16 | High dynamic range analog to digital converter architecture |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/357,553 US7253755B1 (en) | 2006-02-16 | 2006-02-16 | High dynamic range analog to digital converter architecture |
Publications (2)
Publication Number | Publication Date |
---|---|
US7253755B1 US7253755B1 (en) | 2007-08-07 |
US20070188364A1 true US20070188364A1 (en) | 2007-08-16 |
Family
ID=38324363
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/357,553 Active US7253755B1 (en) | 2006-02-16 | 2006-02-16 | High dynamic range analog to digital converter architecture |
Country Status (1)
Country | Link |
---|---|
US (1) | US7253755B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090096649A1 (en) * | 2007-10-10 | 2009-04-16 | Stmicroelectronics S.R.L. | Sigma-delta modulator for pwm applications with minimum dynamical control and dithering |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7468760B2 (en) * | 2005-03-31 | 2008-12-23 | Mstar Semiconductor, Inc. | Apparatus and related method for level clamping control |
US8040270B2 (en) | 2009-02-26 | 2011-10-18 | General Electric Company | Low-noise data acquisition system for medical imaging |
JP6728340B2 (en) | 2015-09-02 | 2020-07-22 | ユニヴァーシティ オブ ワシントン | System and method for ultra-wideband direct sampling transceiver |
EP3912271A4 (en) | 2019-01-18 | 2022-10-12 | Precision Receivers Incorporated | Spur reduction for analog-to-digital converters |
US10833768B2 (en) | 2019-03-20 | 2020-11-10 | Raytheon Company | Photonic monobit analog-to-digital converter using coherent detection |
US10727862B1 (en) * | 2019-03-20 | 2020-07-28 | Raytheon Company | Photonic monobit differential analog-to-digital converter |
US10700700B1 (en) | 2019-03-20 | 2020-06-30 | Raytheon Company | Distributive photonic monobit analog-to-digital converter |
US10848169B2 (en) * | 2019-03-20 | 2020-11-24 | Analog Devices, Inc. | Receiver signal chains with low power drivers and driver optimization |
US11216251B2 (en) | 2019-03-20 | 2022-01-04 | Raytheon Company | Wideband photonic radio frequency (RF) noise generator |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4017847A (en) * | 1975-11-14 | 1977-04-12 | Bell Telephone Laboratories, Incorporated | Luminous indicator with zero standby power |
US4317208A (en) * | 1978-10-05 | 1982-02-23 | Nippon Electric Co., Ltd. | ADPCM System for speech or like signals |
US4890107A (en) * | 1987-03-12 | 1989-12-26 | The General Electric Company, P.L.C. | Analogue-to-digital converter |
US6002352A (en) * | 1997-06-24 | 1999-12-14 | International Business Machines Corporation | Method of sampling, downconverting, and digitizing a bandpass signal using a digital predictive coder |
US6031481A (en) * | 1991-02-22 | 2000-02-29 | B & W Loudspeakers Ltd. | Analogue and digital converters |
US6137809A (en) * | 1997-08-22 | 2000-10-24 | Paradyne Corporation | Quantization noise compensator apparatus and method |
US6373478B1 (en) * | 1999-03-26 | 2002-04-16 | Rockwell Collins, Inc. | Liquid crystal display driver supporting a large number of gray-scale values |
US20020186231A1 (en) * | 2001-06-07 | 2002-12-12 | Yasuyuki Kudo | Display apparatus and driving device for displaying |
US20030006921A1 (en) * | 2001-06-29 | 2003-01-09 | Stetson Philip S. | Data acquisition system using predictive conversion |
US6535189B1 (en) * | 1999-07-21 | 2003-03-18 | Hitachi Ulsi Systems Co., Ltd. | Liquid crystal display device having an improved gray-scale voltage generating circuit |
US6750839B1 (en) * | 2002-05-02 | 2004-06-15 | Analog Devices, Inc. | Grayscale reference generator |
US6834260B2 (en) * | 2001-12-28 | 2004-12-21 | Intel Corporation | Interference reduction by step function removal |
-
2006
- 2006-02-16 US US11/357,553 patent/US7253755B1/en active Active
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4017847A (en) * | 1975-11-14 | 1977-04-12 | Bell Telephone Laboratories, Incorporated | Luminous indicator with zero standby power |
US4317208A (en) * | 1978-10-05 | 1982-02-23 | Nippon Electric Co., Ltd. | ADPCM System for speech or like signals |
US4890107A (en) * | 1987-03-12 | 1989-12-26 | The General Electric Company, P.L.C. | Analogue-to-digital converter |
US6031481A (en) * | 1991-02-22 | 2000-02-29 | B & W Loudspeakers Ltd. | Analogue and digital converters |
US6002352A (en) * | 1997-06-24 | 1999-12-14 | International Business Machines Corporation | Method of sampling, downconverting, and digitizing a bandpass signal using a digital predictive coder |
US6137809A (en) * | 1997-08-22 | 2000-10-24 | Paradyne Corporation | Quantization noise compensator apparatus and method |
US6373478B1 (en) * | 1999-03-26 | 2002-04-16 | Rockwell Collins, Inc. | Liquid crystal display driver supporting a large number of gray-scale values |
US6535189B1 (en) * | 1999-07-21 | 2003-03-18 | Hitachi Ulsi Systems Co., Ltd. | Liquid crystal display device having an improved gray-scale voltage generating circuit |
US20020186231A1 (en) * | 2001-06-07 | 2002-12-12 | Yasuyuki Kudo | Display apparatus and driving device for displaying |
US20030006921A1 (en) * | 2001-06-29 | 2003-01-09 | Stetson Philip S. | Data acquisition system using predictive conversion |
US6590513B2 (en) * | 2001-06-29 | 2003-07-08 | Texas Instruments Incorporated | Data acquisition system using predictive conversion |
US6834260B2 (en) * | 2001-12-28 | 2004-12-21 | Intel Corporation | Interference reduction by step function removal |
US6750839B1 (en) * | 2002-05-02 | 2004-06-15 | Analog Devices, Inc. | Grayscale reference generator |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090096649A1 (en) * | 2007-10-10 | 2009-04-16 | Stmicroelectronics S.R.L. | Sigma-delta modulator for pwm applications with minimum dynamical control and dithering |
US7830289B2 (en) * | 2007-10-10 | 2010-11-09 | Stmicroelectronics S.R.L. | Sigma-delta modulator for PWM applications with minimum dynamical control and dithering |
Also Published As
Publication number | Publication date |
---|---|
US7253755B1 (en) | 2007-08-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7253755B1 (en) | High dynamic range analog to digital converter architecture | |
US9748966B2 (en) | Histogram based error estimation and correction | |
CN101218749B (en) | Method and apparatus for dynamic gain and phase compensations | |
AU2645401A (en) | Carrier-dependent dithering for analog-to-digital conversion | |
US10050636B2 (en) | Methods and apparatus to reduce non-linearity in analog to digital converters | |
KR20180088882A (en) | Digital compensator | |
US20170272045A1 (en) | Estimating voltage on speaker terminals driven by a class-d amplifier | |
US7161511B2 (en) | Linearization system and method | |
KR20080007626A (en) | Dc offset detection and cancellation in a receiver | |
KR20140035444A (en) | Modified dynamic element matching for reduced latency in a pipeline analog to digital converter | |
US9176521B2 (en) | Signal generation for spectral measurements | |
EP3340477B1 (en) | A wireless transmitter, a circuit, and method for driver harmonic reduction | |
CN108631781B (en) | Method and apparatus for determining nonlinearity of a mode/digital converter | |
US7583211B1 (en) | Analog-to-digital conversion circuit | |
US8922401B1 (en) | Methods and apparatus for interference canceling data conversion | |
WO2012074133A1 (en) | Power supply circuit and power supply control method | |
US7692567B2 (en) | Digital-to-analog converter and distortion correction circuit | |
US10103770B2 (en) | Transceiver circuits | |
KR101332978B1 (en) | Excitation signal generator for improved accuracy of model-based testing | |
US10530378B1 (en) | Sample based gain error estimation for analog to digital converter | |
JP2008517510A (en) | Signal strength indicator | |
JP4906652B2 (en) | Pulse radar equipment | |
CN101488779B (en) | Transceiver having adjustable sampling point and related message tranceiving method | |
US20140044266A1 (en) | Real-time noise reduction apparatus for radio monitoring system | |
JP7006214B2 (en) | Signal generator and signal generation method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GENERAL DYNAMICS C4 SYSTEMS, INC., ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FETTE, BRUCE A.;REEL/FRAME:017581/0516 Effective date: 20060215 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: GENERAL DYNAMICS MISSION SYSTEMS, INC, VIRGINIA Free format text: MERGER AND CHANGE OF NAME;ASSIGNORS:GENERAL DYNAMICS MISSION SYSTEMS, LLC;GENERAL DYNAMICS ADVANCED INFORMATION SYSTEMS, INC.;REEL/FRAME:039117/0839 Effective date: 20151209 Owner name: GENERAL DYNAMICS ADVANCED INFORMATION SYSTEMS, INC Free format text: MERGER;ASSIGNOR:GENERAL DYNAMICS C4 SYSTEMS, INC.;REEL/FRAME:039117/0063 Effective date: 20151209 |
|
AS | Assignment |
Owner name: GENERAL DYNAMICS MISSION SYSTEMS, INC., VIRGINIA Free format text: MERGER;ASSIGNOR:GENERAL DYNAMICS ADVANCED INFORMATION SYSTEMS, INC.;REEL/FRAME:039269/0131 Effective date: 20151209 Owner name: GENERAL DYNAMICS ADVANCED INFORMATION SYSTEMS, INC Free format text: MERGER;ASSIGNOR:GENERAL DYNAMICS C4 SYSTEMS, INC.;REEL/FRAME:039269/0007 Effective date: 20151209 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |