US20070170548A1 - Semiconductor device and method for fabricating the same - Google Patents
Semiconductor device and method for fabricating the same Download PDFInfo
- Publication number
- US20070170548A1 US20070170548A1 US11/518,168 US51816806A US2007170548A1 US 20070170548 A1 US20070170548 A1 US 20070170548A1 US 51816806 A US51816806 A US 51816806A US 2007170548 A1 US2007170548 A1 US 2007170548A1
- Authority
- US
- United States
- Prior art keywords
- film
- insulating film
- gate
- metal
- metal silicide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 111
- 238000000034 method Methods 0.000 title claims abstract description 56
- 239000002184 metal Substances 0.000 claims abstract description 194
- 229910052751 metal Inorganic materials 0.000 claims abstract description 194
- 239000003990 capacitor Substances 0.000 claims abstract description 126
- 229910021332 silicide Inorganic materials 0.000 claims abstract description 117
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims abstract description 117
- 239000000758 substrate Substances 0.000 claims abstract description 66
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 59
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 58
- 239000010703 silicon Substances 0.000 claims abstract description 58
- 230000001681 protective effect Effects 0.000 claims description 30
- 238000002955 isolation Methods 0.000 claims description 29
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 22
- 229910052759 nickel Inorganic materials 0.000 claims description 11
- 229910005487 Ni2Si Inorganic materials 0.000 claims description 6
- 229910005883 NiSi Inorganic materials 0.000 claims description 6
- 239000000203 mixture Substances 0.000 claims description 6
- 235000012054 meals Nutrition 0.000 claims description 4
- 229910003217 Ni3Si Inorganic materials 0.000 claims description 3
- 230000000994 depressogenic effect Effects 0.000 abstract description 28
- 230000008569 process Effects 0.000 abstract description 16
- 230000008859 change Effects 0.000 abstract description 4
- 238000000059 patterning Methods 0.000 abstract 1
- 230000015572 biosynthetic process Effects 0.000 description 40
- 239000011229 interlayer Substances 0.000 description 24
- 239000000463 material Substances 0.000 description 7
- 238000004519 manufacturing process Methods 0.000 description 6
- 238000005498 polishing Methods 0.000 description 5
- 238000005530 etching Methods 0.000 description 4
- 238000000605 extraction Methods 0.000 description 4
- 230000000295 complement effect Effects 0.000 description 3
- 239000000284 extract Substances 0.000 description 3
- 239000004020 conductor Substances 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000003870 refractory metal Substances 0.000 description 1
- 238000009877 rendering Methods 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28097—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being a metallic silicide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823443—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes silicided or salicided gate conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/82345—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823468—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate sidewall spacers, e.g. double spacers, particular spacer material or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
Definitions
- the present invention relates to a semiconductor device and a method for fabricating the same and, more particularly, to a semiconductor device comprising a capacitor element and having high process compatibility with a MIS transistor and a method for fabricating the same.
- a conventional MIS transistor including a capacitor element has been formed by fabrication steps as shown in FIGS. 10A to 10D .
- an isolation insulating film 102 is formed in a semiconductor substrate 101 . Then, a gate insulating film (not shown) and a gate electrode 103 composed of a silicon film are formed on the surface of the semiconductor substrate 101 . In a typical case, another gate electrode 103 is also formed on the isolation insulating film 102 .
- a planarized interlayer insulating film 104 is formed. Subsequently, the capacitor element composed of a lower electrode 105 , a capacitor insulating film 106 , and an upper electrode 107 , each of which has been patterned, is formed on the interlayer insulating film 104 .
- an interlayer insulating film 108 is further formed. Thereafter, contact holes 110 , 111 , and 112 are formed in specified regions. Then, as shown in FIG. 10D , a metal 113 is buried in each of the contact holes to connect the lower and upper electrodes 105 and 107 of the capacitor element and the gate electrodes 103 of the MIS transistor to respective wirings 114 , whereby the MIS transistor including the capacitor element is completed.
- the lower and upper electrodes 105 and 107 of the capacitor element are formed after the formation of the gate electrode 103 so that the fabrication steps thereof are complicated.
- a thermal process for forming the capacitor element is performed after the formation of the MIS transistor.
- Japanese Laid-Open Patent Publication No. 2003-234415 discloses a fabrication method aiming at achieving such process compatibility, which will be described herein below with reference to the step cross-sectional views shown in FIGS. 11A to 11D .
- isolation insulating films 102 a and 102 b having different thicknesses are formed in the surface of the semiconductor substrate 101 .
- a gate insulating film (not shown) and the gate electrode 103 composed of a silicon film are formed on the surface of the semiconductor substrate 101 , while the lower electrode 105 , which is composed of the same silicon film as composing the gate electrode 103 , is also formed simultaneously on the thicker isolation insulating film 102 b .
- the other electrode 103 is also formed on the isolation insulating film 102 a.
- the planarized interlayer insulating film 104 is formed.
- the interlayer insulating film 104 on the lower electrode 105 is etched back till the thickness of the interlayer insulating film 104 is reduced to a value which allows the capacitor element to have a desired capacitance value.
- the contact holes 110 and 111 are formed in specified regions.
- the metal 113 is buried in each of the contact holes. Then, the wirings 114 to be connected to the lower electrode 105 of the capacitor element and to the gate electrode 103 of the MIS transistor are formed, while the upper electrode 115 is formed simultaneously, whereby the MIS transistor including the capacitor element is completed.
- the process steps can be simplified by forming the lower and upper electrodes 105 and 115 of the capacitor element simultaneously with the gate electrodes 103 of the MIS transistor and the wirings 114 .
- the thickness of the interlayer insulating film 104 between the gate electrode 103 formed on the isolation insulating film 102 a and the interconnection 114 can be maintained at a value which allows a parasitic capacitance to be ignored when a capacitor insulating film having a desired capacitance value is formed on the lower electrode 105 by etching back the interlayer insulating film 104 . Accordingly, even when the process steps are simplified, the characteristics of the semiconductor integrated circuit device are not degraded.
- the capacitor element is formed simultaneously in the steps needed to form the MIS transistor. This prevents the occurrence of the problem that the impurity profile of the transistor fluctuates.
- the method disclosed in the patent publication described above is effective in terms of allowing the simplification of the process steps and allowing a reduction in fabrication cost because the capacitor element is formed simultaneously in the steps of forming the MIS transistor.
- the capacitor insulating film of the capacitor element is formed by etching back the interlayer insulating film 104 , the thickness control of the capacitor insulating film is not easy. In addition, the etch-back process causes damage to the capacitor insulating film so that the capacitor element has unstable characteristics.
- the capacitor element is formed on the isolation insulating film 102 b preliminarily formed to have a sufficient thickness, a stepped portion is formed between the capacitor element and the gate electrode of the MIS transistor, which is disadvantageous in terms of increasing the density of a semiconductor integrated circuit element of which planarity is required.
- the present invention has been achieved in view of the foregoing and it is therefore an object of the present invention to provide a semiconductor device comprising a capacitor element with excellent planarity and having process compatibility with a MIS transistor and a method for fabricating the same.
- a semiconductor device is a semiconductor device comprising a capacitor element, wherein the capacitor element comprises: a capacitor element portion having a lower electrode made of a metal silicide film formed on an isolation region provided in a semiconductor substrate, a capacitor insulating film made of a first insulating film formed on the lower electrode, and an upper electrode made of a metal film formed on the capacitor insulating film; a first sidewall insulating film formed on each of side surfaces of the capacitor element portion; and a second insulating film formed on the semiconductor substrate in lateral relation to the first sidewall insulating film and the capacitor element portion has an upper surface planarized to be flush with an upper surface of the second insulating film.
- the upper surface of the capacitor element portion has been planarized to be flush with the upper surface of the second insulating film formed in lateral relation to the first sidewall insulating film.
- the capacitor element with excellent planarity is obtainable.
- the MIS transistor using the metal silicide film composing the lower electrode of the capacitor element as the gate electrode and having the first sidewall insulating film formed on each of the side surfaces simultaneously with the capacitor element, the capacitor element and the MIS transistor having respective heights defined by the same first sidewall insulating film can be formed. Therefore, it is possible to obtain a semiconductor device comprising a capacitor element with excellent planarity and having process compatibility with the MIS transistor.
- the present invention provides the semiconductor device, wherein the meal silicide film is made of NiSi or Ni 2 Si and the metal film is made of a nickel film.
- the present invention provides the semiconductor device further comprising a first MIS transistor, wherein the first MIS transistor comprises: a first gate portion having a first gate insulating film formed on the semiconductor substrate, a first gate made of a first metal silicide film formed on the first gate insulating film, the first insulating film formed on the first gate electrode, and the metal film formed on the first insulating film; a second sidewall insulating film formed on each of side surfaces of the first gate portion; and the second insulating film formed on the semiconductor substrate in lateral relation to the second sidewall insulating film and the first gate portion has an upper surface planarized to be flush with the upper surface of the second insulating film.
- the present invention provides the semiconductor device, wherein the first metal silicide film has the same composition ratio as the metal silicide film.
- the present invention provides the semiconductor device, wherein the first MIS transistor is an N-type MIS transistor.
- the present invention provides the semiconductor device further comprising a second MIS transistor, wherein the second MIS transistor comprises: a second gate portion having a second gate insulating film formed on the semiconductor substrate and a second gate electrode made of a second metal silicide film formed on the second gate insulating film; a third sidewall insulating film formed on each of side surfaces of the second gate portion; and the second insulating film formed on the semiconductor substrate in lateral relation to the third sidewall insulating film and the second gate portion has an upper surface planarized to be flush with the upper surface of the second insulating film.
- the present invention provides the semiconductor device, wherein the second metal silicide film is metal-richer than the metal silicide film and the second metal silicide film is made of Ni 3 Si.
- the present invention provides the semiconductor device, wherein the second MIS transistor is a P-type MIS transistor.
- a method for fabricating a semiconductor device is a method for fabricating a semiconductor device comprising a capacitor element having a capacitor element portion, wherein the capacitor element portion has a lower electrode made of a metal silicide film, a capacitor insulating film made of a first insulating film, and an upper electrode made of a metal film, the method comprising the steps of: (a) forming an isolation region in a semiconductor substrate; (b) forming a capacitor forming portion having a first silicon film and a first protective film on the isolation region; (c) forming a first sidewall insulating film on each of side surfaces of the capacitor forming portion; (d) after the step (c), forming a second insulating film on the semiconductor substrate and then planarizing the second insulating film to expose an upper surface of the first protective film; (e) after the step (d), selectively removing the first protective film from the capacitor forming portion; (f) after the step (e), forming the metal silicide film by silicidizing the entire
- the upper surface of the capacitor element portion is planarized to be flush with the upper surface of the second insulating film formed in lateral relation to the first sidewall insulating film.
- the capacitor element with excellent planarity is obtainable.
- the MIS transistor using the metal silicide film composing the lower electrode of the capacitor element as the gate electrode and having the first sidewall insulating film formed on each of the side surfaces simultaneously with the capacitor element, the capacitor element and the MIS transistor having respective heights defined by the same first sidewall insulating film can be formed. Therefore, it is possible to obtain a semiconductor device comprising a capacitor element with excellent planarity and having process compatibility with the MIS transistor.
- the present invention provides the method for fabricating a semiconductor device, wherein the meal silicide film is made of NiSi or Ni 2 Si and the metal film is made of a nickel film.
- the present invention provides the method for fabricating a semiconductor device, wherein the semiconductor device further comprises a first MIS transistor having a first gate portion, the first gate portion has a first gate insulating film, a gate electrode made of a first metal silicide film, the first insulating film, and the metal film, the step (b) includes forming a first gate forming portion having the first gate insulating film, a second silicon film, and a second protective film on a portion of the semiconductor substrate surrounded by the isolation region, the step (c) includes forming a second sidewall insulating film on each of side surfaces of the first gate forming portion, the step (d) includes planarizing the second insulating film to expose an upper surface of the second protective film, the step (e) includes selectively removing the second protective film from the first gate forming portion, the step (f) includes silicidizing the entire second silicon film to form the first metal silicide film, the step (g) includes forming the first insulating film covering an upper surface of the first MIS transistor having
- the present invention provides the method for fabricating a semiconductor device, wherein the semiconductor device further comprises a second MIS transistor having a second gate portion, the second gate portion has a second gate insulating film and a gate electrode made of a second metal silicide film, the step (b) includes forming a second gate forming portion having the second gate insulating film, a third silicon film, and a third protective film on a portion of the semiconductor substrate surrounded by the isolation region, the step (c) includes forming a third sidewall insulating film on each of side surfaces of the second gate forming portion, the step (d) includes planarizing the second insulating film to expose an upper surface of the third protective film, the step (e) includes selectively removing the third protective film from the second gate forming portion, the step (f) includes silicidizing the entire third silicon film to form the second metal silicide film, and the step (i) includes planarizing an upper surface of the second metal silicide film of the second gate portion such that the upper surface of
- the upper surface of the capacitor element portion has been planarized to be flush with the upper surface of the second insulating film formed in lateral relation to the first sidewall insulating film.
- the capacitor element with excellent planarity is obtainable.
- the MIS transistor using the metal silicide film composing the lower electrode of the capacitor element as the gate electrode and having the first sidewall insulating film formed on each of the side surfaces simultaneously with the capacitor element, the capacitor element and the MIS transistor having respective heights defined by the same first sidewall insulating film can be formed. Therefore, it is possible to obtain a semiconductor device comprising a capacitor element with excellent planarity and having process compatibility with the MIS transistor.
- FIGS. 1A to 3C are step cross-sectional views schematically showing a method for fabricating a semiconductor device according to a first embodiment of the present invention
- FIGS. 4A to 5D are step cross-sectional views showing a first example of a method for fabricating a capacitor element according to a second embodiment of the present invention.
- FIGS. 6A to 7D are step cross-sectional views showing a second example of the method for fabricating the capacitor element according to the second embodiment
- FIG. 8 is a cross-sectional view showing a variation of the capacitor element according to the second embodiment.
- FIG. 9 is a cross-sectional view showing another variation of the capacitor element according to the second embodiment.
- FIGS. 10A to 11D are step cross-sectional views showing a method for fabricating a conventional capacitor element.
- FIGS. 1A to 3C are step cross-sectional views schematically showing a method for fabricating a semiconductor device according to the first embodiment of the present invention.
- Each of the drawings shows a capacitor element formation region Rc on the left-hand side, an N-type MIS transistor formation region Rn at the center, and a P-type MIS transistor formation region Rp on the right-hand side.
- an isolation region 20 is formed in a semiconductor substrate 10 made of silicon to define the respective active areas of the N-type MIS transistor formation region Rn and the P-type MIS transistor formation region Rp.
- the isolation region 20 preferably has a shallow trench isolation (STI) structure in which, e.g., an insulating film is buried in a trench formed in the semiconductor substrate 10 .
- STI shallow trench isolation
- a P-type well (not shown) is formed in the N-type MIS transistor formation region Rn of the semiconductor substrate 10 and an N-type well (not shown) is formed in the P-type MIS transistor formation region Rp of the semiconductor substrate 10 .
- a gate insulating film with a thickness of 1.7 nm is formed over the respective active areas of the N-type and P-type MIS transistor formation regions Rn and Rp of the semiconductor substrate 10 .
- a silicon film with a thickness of 40 nm is formed over the entire surface of the semiconductor substrate 10 .
- a high dielectric constant material such as HfO 2 or HfSiON is preferably used.
- a protective film composed of a CVD-oxide film with a thickness of 80 nm is formed on the silicon film.
- the protective film, the silicon film, and the gate insulating film are patterned successively by anisotropic etching so that a first gate forming portion A composed of a first gate insulating film 11 a , a second silicon film 12 a , and a second protective film 21 a is formed on the active area of the N-type MIS transistor formation region Rn of the semiconductor substrate 10 and a second gate forming portion B composed of a second gate insulating film 11 b , a third silicon film 12 b , and a third protective film 21 b is formed on the active area of the P-type MIS transistor formation region Rp of the semiconductor substrate 10 , while a capacitor forming portion C composed of a first silicon film 12 c and a first protective film 21 c is formed simultaneously on the isolation region 20 in the capacitor element formation region Rc.
- an insulating film composed of the gate insulating film may also be left between the isolation region 20 and the silicon film 12 c.
- n-type extension regions 13 a are formed by self alignment in the respective portions of the N-type MIS transistor formation region Rn of the semiconductor substrate 10 which are located on both lateral sides of the first gate forming portion A.
- p-type extension regions 13 b are formed by self alignment in the respective portions of the P-type MIS transistor formation region Rp of the semiconductor substrate 10 which are located on both lateral sides of the second gate forming portion B.
- an insulating film composed of a silicon nitride film is formed over the entire surface of the semiconductor substrate 10 and then subjected to arisotropic dry etching so that sidewall insulating films (second and third sidewall insulating films) 14 a and 14 b are formed on the respective side surfaces of the first and second gate forming portions A and B, while a sidewall insulating film (first sidewall insulating film) 14 c is simultaneously formed on the side surfaces of the capacitor forming portion C.
- n-type source/drain regions 15 a are formed by self alignment in the respective portions of the N-type MIS transistor formation region Rn of the semiconductor substrate 10 which are located laterally to the sidewall insulating film 14 a
- p-type source/drain regions 15 b are formed by self alignment in the respective portions of the P-type MIS transistor formation region Rp of the semiconductor substrate 10 which are located laterally to the sidewall insulating film 14 b.
- silicide films 16 a and 16 b each made of, e.g., Ni silicide are formed by using a salicide technology on the n-type source/drain regions 15 a and on the p-type source/drain regions 15 b , respectively.
- an insulating film (second insulating film) 22 composed of a planarized CVD-oxide film is formed on the portion of the semiconductor substrate 10 on which the first and second gate forming portions A and B and the capacitor forming portion C are not formed.
- the planarization can be performed by, e.g., depositing the insulating film 22 over the entire surface of the semiconductor substrate 10 and then polishing the insulating film 22 by CMP (Chemical Mechanical Polishing) until the respective upper surfaces of the protective films 21 a , 21 b , and 21 c are exposed.
- CMP Chemical Mechanical Polishing
- the protective films 21 a , 21 b , and 21 c are selectively removed from the first gate forming portion A, the second gate forming portion B, and the capacitor forming portion C such that the silicon films 12 a , 12 b , and 12 c are exposed at the respective bottom surfaces of depressed portions 30 a , 30 b , and 30 c surrounded by the sidewall insulating films 14 a , 14 b , and 14 c .
- the selective removal of the protective films 21 a , 21 b , and 21 c can be effected by, e.g., performing etching using an etchant with a high selectivity with respect to each of the insulating film 22 , the sidewall insulating films 14 a , 14 b , and 14 c , and the silicon films 12 a , 12 b , and 12 c.
- a first metal film 31 with a thickness of 30 nm is formed over the entire surface of the semiconductor substrate 10 .
- each of the silicon films 12 a , 12 b , and 12 c exposed in the respective depressed portions 30 a , 30 b , and 30 c is covered with the first metal film 31 .
- the first metal film 31 need not necessarily be formed on the upper surface of the insulating film 22 . It is sufficient for the first metal film 31 to be formed to cover at least the respective upper surfaces of the silicon films 12 a , 12 b , and 12 c in the depressed portions 30 a , 30 b , and 30 c.
- a reaction is caused between each of the silicon films 12 a , 12 b , and 12 c and the first metal film 31 by performing a thermal process with respect to the semiconductor substrate 10 , thereby entirely silicidizing the silicon films 12 a , 12 b , and 12 c and changing them into first metal silicide films 32 a , 32 b , and 32 c .
- the first metal silicide films 32 a , 32 b , and 32 c are formed through the reaction caused between each of the silicon films 12 a , 12 b , and 12 c and the first metal film 31 by a thermal process.
- the thickness ratio between each of the silicon films 12 a , 12 b , and 12 c and the first metal film 31 is preliminarily set to provide the metal silicide films at desired composition ratios.
- the first metal film 31 is composed of nickel (Ni) material
- the thickness ratio between each of the silicon films 12 a and 12 b and the first metal film 31 is preferably set such that a composition ratio represented by NiSi or Ni 2 Si is provided between Ni and Si in each of the first metal silicide film 32 a and 32 b.
- first insulating film 23 composed of a nitride film with a thickness of 10 nm is formed over the entire surface of the semiconductor substrate 10 .
- a resist film 40 covering each of the first metal silicide films 32 a and 32 c and having an opening over the first metal silicide film 32 b is formed on the insulating film 23 .
- dry etching is performed with respect to the insulating film 23 by using the resist film 40 as a mask, thereby exposing the upper surface of the first metal silicide film 32 b in the P-type MIS transistor formation region Rp.
- the insulating film 23 remains to cover the upper surface of the first metal silicide film 32 a in the N-type MIS transistor formation region Rn and the first metal silicide film 32 c in the capacitor element formation region Rc.
- a sidewall insulating film 23 b composed of the insulating film 23 also remains on each of those parts of the side surfaces of the sidewall insulating film 14 b which are located above the first metal silicide film 32 b in the P-type MIS transistor formation region Rp to form the inner side surfaces of the depressed portion 30 b .
- the sidewall insulating film 23 b need not necessarily be left. It is also possible to completely etch away the sidewall insulating film 23 b.
- a second metal film 33 with a thickness of 50 nm is formed over the entire surface of the semiconductor substrate 10 .
- the second metal film 33 is formed to have a thickness such that each of the depressed portions 30 a and 30 c is completely filled therewith.
- the second metal film 33 is preferably composed of the same metal material as composing the first metal film 31 .
- the first metal film 31 is composed of a nickel material
- a nickel material is used to compose the second metal film.
- a reaction is caused between the first metal silicide film 32 b in the P-type MIS transistor formation region Rp and the second metal film 33 by performing a thermal process with respect to the semiconductor substrate 10 to change the entire first metal silicide film 32 b into a metal-richer second metal silicide film 34 .
- the second metal film 33 is composed of a nickel material
- the second metal silicide film 34 is formed through a reaction between NiSi or Ni 2 Si composing the first metal silicide film 32 b and Ni composing the second metal film 33 so that an Ni-richer Ni 3 Si film is formed.
- the unreacted portion of the second metal film 33 is removed by polishing using a CMP method until the upper surface of the insulating film 22 is exposed.
- the insulating film 23 remaining on the insulating film 22 is also preferably polished away.
- a structure is obtained in which the insulating film 23 a and 23 c each having a depressed cross-sectional configuration and the second metal films 33 a and 33 c formed on the insulating films 23 a and 23 c are buried in the depressed portions 30 a and 30 c located above the first metal silicide films 32 a and 32 c , respectively.
- an N-type MIS transistor having a gate portion composed of the gate insulating film 11 a , the first metal silicide film 32 a , the insulating film 23 a , and the second metal film 33 a is formed in the N-type MIS transistor formation region Rn and a P-type MIS transistor having a gate portion composed of the gate insulating film 11 b , the second metal silicide film 34 , and the sidewall insulating film 23 b is formed in the P-type MIS transistor formation region Rp, while a capacitor element having a capacitor element portion composed of the first metal silicide film 32 c , the insulating film 23 c , and the second metal film 33 c is formed in the capacitor element formation region Rc.
- the upper surface (upper surface of the second metal film 33 a ) of the gate portion of the N-type MIS transistor, the upper surface (upper surface of the second metal silicide film 34 ) of the gate portion of the P-type MIS transistor, and the upper surface (upper surface of the second metal film 33 c) of the capacitor element portion of the capacitor element are planarized to be flush with the upper surface of the insulating film 22 . It is to be noted that the sidewall insulating film 23 b of the gate portion of the P-type MIS transistor need not necessarily be provided.
- the insulating films 23 a and 23 c are interposed between the first metal silicide film 32 a and the second metal film 33 a in the N-type MIS transistor formation region Rn and between the first metal silicide film 32 c and the second metal film 33 c in the capacitor element formation region Rc, respectively. This prevents each of the first metal silicide film 32 a and 32 c from having the same composition ratio as the second metal silicide film 34 .
- the N-type MIS transistor is formed in the N-type MIS transistor formation region Rn.
- the N-type MIS transistor has the gate insulating film 11 a formed on the semiconductor substrate 10 , a gate electrode composed of the first metal silicide film 32 a formed on the gate insulating film 11 a , the insulating film 23 a formed on the first metal silicide film 32 a and having a depressed cross-sectional configuration, the second metal film 33 a formed in a depressed portion located above the insulating film 23 a , the sidewall insulating film 14 a formed on each of the side surfaces of the gate electrode (first metal silicide film 32 a ), the n-type extension regions 13 a formed in the respective portions of the semiconductor substrate 10 which are located below and on both lateral sides of the gate electrode (first metal silicide film 32 a ), the n-type source/drain regions 15 a formed in the respective portions of the semiconductor substrate 10 which are located below and laterally to the sidewall
- Each of the insulating film 23 a and the second metal film 33 a is formed above the first metal silicide film 32 a in the depressed portion 30 a surrounded by the sidewall insulating film 14 a and the upper surface of the second metal film 33 a has been planarized to be substantially flush with the upper surface of the insulating film 22 and the upper end of the sidewall insulating film 14 a.
- the P-type MIS transistor is formed in the P-type MIS transistor formation region Rp.
- the P-type MIS transistor has the gate insulating film 11 b formed on the semiconductor substrate 10 , a gate electrode composed of the second metal silicide film 34 formed on the gate insulating film 11 b , the sidewall insulating film 14 b formed on each of the side surfaces of the gate electrode (second metal silicide film 34 ), the p-type extension regions 13 b formed in the respective portions of the semiconductor substrate 10 which are located below and on both lateral sides of the gate electrode (second metal silicide film 34 ), the p-type source/drain regions 15 b formed in the respective portions of the semiconductor substrate 10 which are located below and laterally to the sidewall insulating film 14 b , and the silicide film 16 b formed on each of the p-type source/drain regions 15 b .
- the upper surface of the second metal silicide film 34 is planarized to be substantially flush with the upper surface of the insulating film 22 and the upper end of the sidewall insulating film 14 b .
- the sidewall insulating film 23 b having the bottom surface thereof substantially flush with the bottom surface of the insulating film 23 a has been formed.
- the capacitor element In the capacitor element formation region Rc, the capacitor element is formed.
- the capacitor element has a lower electrode composed of the first metal silicide film 32 c formed on the isolation region 20 , a capacitor insulating film composed of the insulating film 23 c formed on the first metal silicide film 32 c and having a depressed cross-sectional configuration, and an upper electrode composed of the second metal film 33 c formed in a depressed portion located above the insulating film 23 c .
- the insulating film 23 c and the second metal film 33 c are formed above the first metal silicide film 32 c in the depressed portion 30 c surrounded by t*he sidewall insulating film 14 c .
- the upper surface of the second metal film 33 c has been planarized to be substantially flush with the upper surface of the insulating film 22 and the upper end of the sidewall insulating film 14 c.
- the upper surface (upper surface of the second metal film 33 c ) of the capacitor element portion of the capacitor element is planarized to be flush with the upper surface of the insulating film 22 , similarly to the upper surface (upper surface of the second metal film 33 a ) of the gate portion of the N-type MIS transistor and to the upper surface (upper surface of the second metal silicide film 34 ) of the gate portion of the P-type MIS transistor.
- a semiconductor device with excellent planarity can be obtained.
- the capacitor element having the lower electrode composed of the first metal silicide film 32 c can be formed simultaneously with the N-type MIS transistor having the gate electrode composed of the first metal silicide film 32 a , the fabrication steps for the semiconductor device including the capacitor element can be simplified.
- the first metal silicide film 32 a composing the gate electrode of the N-type MIS transistor and the second metal silicide film 34 composing the gate electrode of the P-type MIS transistor can be composed of metal silicide films having different composition ratios, the threshold voltage of the complementary MIS transistor can be controlled to a proper value.
- each of the first and second metal films 31 and 33 is not particularly limited provided that it forms a metal silicide film by reacting with a silicon film.
- a refractory metal such as Ti, Co, Mo, or Pt is used preferably.
- a structure which extracts a potential at the lower electrode of the capacitor element to the surface of the semiconductor substrate (which is typically an interlayer insulating film formed on the semiconductor substrate) is preferably adopted for easy electrical connection between the capacitor element composing the semiconductor device and another element such as a transistor.
- the second embodiment of the present invention will describe a specific method for extracting the potential at the lower electrode of the capacitor element to the surface of the semiconductor substrate (interlayer insulating film).
- FIGS. 4A to 5D are step cross-sectional views showing a first example of the method for extracting the potential at the lower electrode. Since the steps other than the steps of extracting the potential at the lower electrode are the same as those illustrated in FIGS. 1A to 3C , the detailed description thereof will be omitted.
- the silicon film and the protective film are formed on the isolation region 20 formed in the surface of the semiconductor substrate 10 and then patterned to form the capacitor forming portion C composed of the silicon film 12 c and the protective film 21 c .
- the sidewall insulating film 14 c is formed on each of the side surfaces of the capacitor forming portion C.
- the planarized insulating film 22 is formed on the portion of the semiconductor substrate 10 on which the capacitor formation portion C is not formed.
- the insulating film 21 c is selectively removed from the capacitor forming portion C so that the silicon film 12 c is exposed in the depressed portion 30 c surrounded by the sidewall insulating film 14 c .
- the insulating film 21 c in contact with the sidewall insulating film 14 c is partly left on the region of the silicon film 12 c which forms a contact formation region of the lower electrode.
- the first metal film 31 is deposited entirely over the semiconductor substrate 10 .
- a thermal process is performed to change the silicon film 12 c into the first metal silicide film 32 c ( FIG. 4D ).
- the unreacted portion of the first metal film 31 is removed and then the insulating film 23 is formed entirely over the semiconductor substrate 10 .
- the insulating film 23 is patterned to form the insulating film 23 covering the first metal silicide film 32 c .
- the second metal film 33 is formed entirely over the semiconductor substrate 10 .
- the second metal film 33 is formed to have a thickness such that the depressed portion 30 c is completely filled therewith.
- the second metal film 33 is removed by polishing using a CMP method until the upper surface of the insulating film 22 is exposed.
- the insulating film 23 remaining on the insulating film 22 is also preferably polished away.
- a structure is obtained in which the insulating film 21 c remaining on the contact formation region, the insulating film 23 c having a depressed cross-sectional configuration, and the second metal film 33 c formed in a depressed portion located above the insulating film 23 c are buried in the depressed portion 30 c located above the first metal silicide film 32 c .
- the respective upper surfaces of these films have been planarized to be flush with the upper surface of the insulating film 22 .
- the interlayer insulating film 24 is formed entirely over the semiconductor substrate 10 . Then, a contact hole reaching the metal silicide film 32 c composing the lower electrode is formed in each of the interlayer insulating film 24 and the insulating film 23 c , while a contact hole reaching the second metal film 33 c composing the upper electrode is formed in the interlayer insulating film 24 . Thereafter, contact plugs 41 and 42 each made of a conductive material are formed in the respective contact holes.
- the capacitor element has the lower electrode composed of the first metal silicide film 32 c formed on the isolation region 20 , the capacitor insulating film composed of the insulating film 23 c formed on the first metal silicide film 32 c and having a depressed cross-sectional configuration, the upper electrode composed of the second metal film 33 c formed in the depressed portion located above the insulating film 23 c , and the insulating film 21 c formed on the contact formation region of the first metal silicide film 32 c (lower electrode).
- the contact plug 41 provided to extend through the interlayer insulating film 24 and the insulating film 21 c is connected to the first metal silicide film 32 c (lower electrode), while the contact plug 42 provided to extend through the interlayer insulating film 24 is connected to the second metal film 33 c (upper electrode).
- the insulating film 23 c and the second metal film 33 c are formed above the first metal silicide film 32 c in the depressed portion 30 c surrounded by the sidewall insulating film 14 c and the upper surface of the second metal film 33 c has been planarized to be substantially flush with the upper surface of the insulating film 22 and with the upper end of the sidewall insulating film 14 c .
- the contact plug 41 connected to the lower electrode (first metal silicide film 32 a ) is formed to extend through the insulating film 21 c left on the inner side of the sidewall insulating film 14 a.
- the potential at the lower electrode (first metal silicide film 32 a) can be extracted to the surface of the interlayer insulating film 24 via the contact plug 41 without fluctuating the area occupied by the capacitor element.
- FIGS. 6A to 7D are step cross-sectional views showing a second example of the method for extracting the potential at the lower electrode.
- the silicon film and the protective film are formed on the isolation region 20 formed in the surface of the semiconductor substrate 10 and then patterned to form the capacitor forming portion C composed of the silicon film 12 c and the protective film 21 c .
- the insulating film 21 c is patterned to have the end portion thereof located inwardly of the end portion of the silicon film 12 c such that the contact formation region of the silicon film 12 c is exposed.
- the sidewall insulating film 14 c is formed on each of the side surfaces of the capacitor formation portion C.
- the sidewall insulating film 14 c is formed individually on the side surface of the insulating film 21 c and on the side surface of the silicon film 12 c in the stepped portion between the insulating film 21 c and the silicon film 12 c .
- the surface of the contact formation region of the silicon film 12 c is exposed.
- the planarized insulating film 22 is formed on the portion of the semiconductor substrate 10 on which the capacitor forming portion C is not formed.
- the insulating film 21 c is selectively removed from the capacitor forming portion C so that the silicon film 12 c is exposed in the depressed portion 30 c surrounded by the sidewall insulating film 14 c .
- the first metal film 31 is deposited entirely over the semiconductor substrate 10 .
- a thermal process is performed to change the silicon film 12 c into the first metal silicide film 32 c . Then, the unreacted portion of the first metal film 31 is removed.
- the insulating film 23 is formed entirely over the semiconductor substrate 10 and then patterned to form the insulating film 23 covering the first metal silicide film 32 c . Thereafter, the second metal film 33 is formed entirely over the semiconductor substrate 10 . At this time, the second metal film 33 is formed to have a thickness such that the depressed portion 30 c is completely filled therewith.
- the second metal film 33 is removed by polishing using a CMP method until the upper surface of the insulating film 22 is exposed.
- the insulating film 23 remaining on the insulating film 22 is also preferably polished away.
- a structure is obtained in which the insulating film 23 c having a depressed cross-sectional configuration and the second metal film 33 c formed in the depressed portion located above the insulating film 23 c are buried in the depressed portion 30 c located above the first metal silicide film 32 c .
- the respective upper surfaces of these films have been planarized to be flush with the upper surface of the insulating film 22 .
- the planarized insulating film 22 is formed on the contact formation region of the first metal silicide film 32 c.
- the interlayer insulating film 24 is formed entirely over the semiconductor substrate 10 . Then, a contact hole reaching the metal silicide film 32 c composing the lower electrode is formed in each of the interlayer insulating film 24 and the insulating film 22 , while a contact hole reaching the second metal film 33 composing the upper electrode is formed in the interlayer insulating film 24 . Thereafter, the contact plugs 41 and 42 each made of a conductive material are formed in the respective contact holes.
- the capacitor element is different from the capacitor element shown in FIG. 5D in that the contact plug 41 connected to the first metal silicide film 32 c (lower electrode) is provided to extend through each of the interlayer insulating film 24 and the insulating film 22 .
- the contact plug 41 connected to the lower electrode (first metal silicide film 32 a ) is formed to extend through the insulating film 22 on the stepped portion between the lower electrode (first metal silicide film 32 a ) and the upper electrode (second metal film 33 c ).
- the potential at the lower electrode (first metal silicide film 32 a ) can be extracted to the surface of the interlayer insulating film 24 via the contact plug 41 without fluctuating the area occupied by the capacitor element.
- the potential at the lower electrode can also be extracted by using other methods besides the methods described above in the first and second embodiments, such as those shown in FIGS. 8 and 9 .
- the example shown in FIG. 8 preliminarily forms a conductive film 43 for extraction under the silicon film 12 c in forming the silicon film 12 c on the isolation region 20 and thereby extracts the potential at the lower electrode (first metal silicide film 32 c ) to the surface of the interlayer insulating film 24 via the conductive film 43 and the contact plug 41 .
- the example shown in FIG. 9 forms the extraction portion of the silicon film 12 c such that the upper surface thereof is flush with the upper surface of the sidewall insulating film 14 c in forming the silicon film 12 c on the isolation region 20 and thereby extracts the potential at the lower electrode (first metal silicide film 32 c ) to the surface of the interlayer insulating film 24 via the extraction portion of the first metal silicide film 32 c provided by silicidizing the extraction portion of the silicon film 12 c.
- the present invention has been described by using the preferred embodiments thereof, it will easily be appreciated that the description is not restrictive and various changes and modifications can be made to the present invention.
- the lower electrode can also be composed of the silicon film.
- the gate electrode of the N-type MIS transistor is preferably composed of the silicon film
- the gate electrode of the P-type MIS transistor is preferably composed of the metal silicide.
Abstract
Description
- The teachings of Japanese Patent Application JP 2006-16214, filed Jan. 25, 2006, are entirely incorporated herein by reference, inclusive of the claims, specification, and drawings.
- The present invention relates to a semiconductor device and a method for fabricating the same and, more particularly, to a semiconductor device comprising a capacitor element and having high process compatibility with a MIS transistor and a method for fabricating the same.
- In recent years, as a semiconductor integrated circuit device has become higher in integration and functionality, the integration thereof with an analog circuit or the like has become increasingly important. Of the analog circuit, on the other hand, enhanced process compatibility with a MIS transistor in addition to the formation of a stable capacitor element has been requested.
- A conventional MIS transistor including a capacitor element has been formed by fabrication steps as shown in
FIGS. 10A to 10D . - That is, as shown in
FIG. 10A , anisolation insulating film 102 is formed in asemiconductor substrate 101. Then, a gate insulating film (not shown) and agate electrode 103 composed of a silicon film are formed on the surface of thesemiconductor substrate 101. In a typical case, anothergate electrode 103 is also formed on theisolation insulating film 102. - Next, as shown in
FIG. 10B , a planarizedinterlayer insulating film 104 is formed. Subsequently, the capacitor element composed of alower electrode 105, a capacitorinsulating film 106, and anupper electrode 107, each of which has been patterned, is formed on the interlayerinsulating film 104. - Then, as shown in
FIG. 10C , aninterlayer insulating film 108 is further formed. Thereafter,contact holes FIG. 10D , ametal 113 is buried in each of the contact holes to connect the lower andupper electrodes gate electrodes 103 of the MIS transistor torespective wirings 114, whereby the MIS transistor including the capacitor element is completed. - In accordance with the conventional method, however, the lower and
upper electrodes gate electrode 103 so that the fabrication steps thereof are complicated. In addition, a thermal process for forming the capacitor element is performed after the formation of the MIS transistor. As a result, the problem has been encountered that the impurity profile of the transistor fluctuates. - In solving the problem, a method for rendering the steps of forming the capacitor element compatible with the steps of forming the MIS transistor is useful. Japanese Laid-Open Patent Publication No. 2003-234415 discloses a fabrication method aiming at achieving such process compatibility, which will be described herein below with reference to the step cross-sectional views shown in
FIGS. 11A to 11D . - First, as shown in
FIG. 11A ,isolation insulating films semiconductor substrate 101. Then, a gate insulating film (not shown) and thegate electrode 103 composed of a silicon film are formed on the surface of thesemiconductor substrate 101, while thelower electrode 105, which is composed of the same silicon film as composing thegate electrode 103, is also formed simultaneously on the thickerisolation insulating film 102 b. In a typical case, theother electrode 103 is also formed on theisolation insulating film 102 a. - Next, as shown in
FIG. 11B , the planarizedinterlayer insulating film 104 is formed. Then, as shown inFIG. 11C , the interlayerinsulating film 104 on thelower electrode 105 is etched back till the thickness of the interlayerinsulating film 104 is reduced to a value which allows the capacitor element to have a desired capacitance value. Subsequently, thecontact holes - Finally, as shown in
FIG. 11D , themetal 113 is buried in each of the contact holes. Then, thewirings 114 to be connected to thelower electrode 105 of the capacitor element and to thegate electrode 103 of the MIS transistor are formed, while theupper electrode 115 is formed simultaneously, whereby the MIS transistor including the capacitor element is completed. - In accordance with the method, the process steps can be simplified by forming the lower and
upper electrodes gate electrodes 103 of the MIS transistor and thewirings 114. - Moreover, by preliminarily forming the
isolation insulating film 102 b on which the capacitor element is formed such that it is sufficiently thick, the thickness of theinterlayer insulating film 104 between thegate electrode 103 formed on theisolation insulating film 102 a and theinterconnection 114 can be maintained at a value which allows a parasitic capacitance to be ignored when a capacitor insulating film having a desired capacitance value is formed on thelower electrode 105 by etching back theinterlayer insulating film 104. Accordingly, even when the process steps are simplified, the characteristics of the semiconductor integrated circuit device are not degraded. - In addition, the capacitor element is formed simultaneously in the steps needed to form the MIS transistor. This prevents the occurrence of the problem that the impurity profile of the transistor fluctuates.
- The method disclosed in the patent publication described above is effective in terms of allowing the simplification of the process steps and allowing a reduction in fabrication cost because the capacitor element is formed simultaneously in the steps of forming the MIS transistor.
- However, since the capacitor insulating film of the capacitor element is formed by etching back the
interlayer insulating film 104, the thickness control of the capacitor insulating film is not easy. In addition, the etch-back process causes damage to the capacitor insulating film so that the capacitor element has unstable characteristics. - Moreover, since the capacitor element is formed on the
isolation insulating film 102 b preliminarily formed to have a sufficient thickness, a stepped portion is formed between the capacitor element and the gate electrode of the MIS transistor, which is disadvantageous in terms of increasing the density of a semiconductor integrated circuit element of which planarity is required. - The present invention has been achieved in view of the foregoing and it is therefore an object of the present invention to provide a semiconductor device comprising a capacitor element with excellent planarity and having process compatibility with a MIS transistor and a method for fabricating the same.
- A semiconductor device according to the present invention is a semiconductor device comprising a capacitor element, wherein the capacitor element comprises: a capacitor element portion having a lower electrode made of a metal silicide film formed on an isolation region provided in a semiconductor substrate, a capacitor insulating film made of a first insulating film formed on the lower electrode, and an upper electrode made of a metal film formed on the capacitor insulating film; a first sidewall insulating film formed on each of side surfaces of the capacitor element portion; and a second insulating film formed on the semiconductor substrate in lateral relation to the first sidewall insulating film and the capacitor element portion has an upper surface planarized to be flush with an upper surface of the second insulating film.
- In the arrangement, the upper surface of the capacitor element portion has been planarized to be flush with the upper surface of the second insulating film formed in lateral relation to the first sidewall insulating film. As a result, the capacitor element with excellent planarity is obtainable. In addition, by forming the MIS transistor using the metal silicide film composing the lower electrode of the capacitor element as the gate electrode and having the first sidewall insulating film formed on each of the side surfaces simultaneously with the capacitor element, the capacitor element and the MIS transistor having respective heights defined by the same first sidewall insulating film can be formed. Therefore, it is possible to obtain a semiconductor device comprising a capacitor element with excellent planarity and having process compatibility with the MIS transistor.
- In a preferred embodiment, the present invention provides the semiconductor device, wherein the meal silicide film is made of NiSi or Ni2Si and the metal film is made of a nickel film.
- In another preferred embodiment, the present invention provides the semiconductor device further comprising a first MIS transistor, wherein the first MIS transistor comprises: a first gate portion having a first gate insulating film formed on the semiconductor substrate, a first gate made of a first metal silicide film formed on the first gate insulating film, the first insulating film formed on the first gate electrode, and the metal film formed on the first insulating film; a second sidewall insulating film formed on each of side surfaces of the first gate portion; and the second insulating film formed on the semiconductor substrate in lateral relation to the second sidewall insulating film and the first gate portion has an upper surface planarized to be flush with the upper surface of the second insulating film.
- In still another preferred embodiment, the present invention provides the semiconductor device, wherein the first metal silicide film has the same composition ratio as the metal silicide film.
- In yet another preferred embodiment, the present invention provides the semiconductor device, wherein the first MIS transistor is an N-type MIS transistor.
- In still another preferred embodiment, the present invention provides the semiconductor device further comprising a second MIS transistor, wherein the second MIS transistor comprises: a second gate portion having a second gate insulating film formed on the semiconductor substrate and a second gate electrode made of a second metal silicide film formed on the second gate insulating film; a third sidewall insulating film formed on each of side surfaces of the second gate portion; and the second insulating film formed on the semiconductor substrate in lateral relation to the third sidewall insulating film and the second gate portion has an upper surface planarized to be flush with the upper surface of the second insulating film.
- In yet another preferred embodiment, the present invention provides the semiconductor device, wherein the second metal silicide film is metal-richer than the metal silicide film and the second metal silicide film is made of Ni3Si.
- In still another preferred embodiment, the present invention provides the semiconductor device, wherein the second MIS transistor is a P-type MIS transistor.
- A method for fabricating a semiconductor device according to the present invention is a method for fabricating a semiconductor device comprising a capacitor element having a capacitor element portion, wherein the capacitor element portion has a lower electrode made of a metal silicide film, a capacitor insulating film made of a first insulating film, and an upper electrode made of a metal film, the method comprising the steps of: (a) forming an isolation region in a semiconductor substrate; (b) forming a capacitor forming portion having a first silicon film and a first protective film on the isolation region; (c) forming a first sidewall insulating film on each of side surfaces of the capacitor forming portion; (d) after the step (c), forming a second insulating film on the semiconductor substrate and then planarizing the second insulating film to expose an upper surface of the first protective film; (e) after the step (d), selectively removing the first protective film from the capacitor forming portion; (f) after the step (e), forming the metal silicide film by silicidizing the entire first silicon film; (g) forming the first insulating film covering an upper surface of the metal silicide film; (h) forming the metal film on the first insulating film; and (i) after the step (h), planarizing an upper surface of the metal film of the capacitor element portion such that the upper surface of the metal film is flush with an upper surface of the second insulating film.
- In the arrangement, the upper surface of the capacitor element portion is planarized to be flush with the upper surface of the second insulating film formed in lateral relation to the first sidewall insulating film. As a result, the capacitor element with excellent planarity is obtainable. In addition, by forming the MIS transistor using the metal silicide film composing the lower electrode of the capacitor element as the gate electrode and having the first sidewall insulating film formed on each of the side surfaces simultaneously with the capacitor element, the capacitor element and the MIS transistor having respective heights defined by the same first sidewall insulating film can be formed. Therefore, it is possible to obtain a semiconductor device comprising a capacitor element with excellent planarity and having process compatibility with the MIS transistor.
- In a preferred embodiment, the present invention provides the method for fabricating a semiconductor device, wherein the meal silicide film is made of NiSi or Ni2Si and the metal film is made of a nickel film.
- In another preferred embodiment, the present invention provides the method for fabricating a semiconductor device, wherein the semiconductor device further comprises a first MIS transistor having a first gate portion, the first gate portion has a first gate insulating film, a gate electrode made of a first metal silicide film, the first insulating film, and the metal film, the step (b) includes forming a first gate forming portion having the first gate insulating film, a second silicon film, and a second protective film on a portion of the semiconductor substrate surrounded by the isolation region, the step (c) includes forming a second sidewall insulating film on each of side surfaces of the first gate forming portion, the step (d) includes planarizing the second insulating film to expose an upper surface of the second protective film, the step (e) includes selectively removing the second protective film from the first gate forming portion, the step (f) includes silicidizing the entire second silicon film to form the first metal silicide film, the step (g) includes forming the first insulating film covering an upper surface of the first metal silicide film, and the step (i) includes planarizing an upper surface of the metal film of the first gate portion such that the upper surface of the metal film is flush with the upper surface of the second insulating film.
- In still another preferred embodiment, the present invention provides the method for fabricating a semiconductor device, wherein the semiconductor device further comprises a second MIS transistor having a second gate portion, the second gate portion has a second gate insulating film and a gate electrode made of a second metal silicide film, the step (b) includes forming a second gate forming portion having the second gate insulating film, a third silicon film, and a third protective film on a portion of the semiconductor substrate surrounded by the isolation region, the step (c) includes forming a third sidewall insulating film on each of side surfaces of the second gate forming portion, the step (d) includes planarizing the second insulating film to expose an upper surface of the third protective film, the step (e) includes selectively removing the third protective film from the second gate forming portion, the step (f) includes silicidizing the entire third silicon film to form the second metal silicide film, and the step (i) includes planarizing an upper surface of the second metal silicide film of the second gate portion such that the upper surface of the second metal silicide film is flush with the upper surface of the second insulating film.
- In the semiconductor device and the method for fabricating the sa me according to the present invention, the upper surface of the capacitor element portion has been planarized to be flush with the upper surface of the second insulating film formed in lateral relation to the first sidewall insulating film. As a result, the capacitor element with excellent planarity is obtainable. In addition, by forming the MIS transistor using the metal silicide film composing the lower electrode of the capacitor element as the gate electrode and having the first sidewall insulating film formed on each of the side surfaces simultaneously with the capacitor element, the capacitor element and the MIS transistor having respective heights defined by the same first sidewall insulating film can be formed. Therefore, it is possible to obtain a semiconductor device comprising a capacitor element with excellent planarity and having process compatibility with the MIS transistor.
-
FIGS. 1A to 3C are step cross-sectional views schematically showing a method for fabricating a semiconductor device according to a first embodiment of the present invention; -
FIGS. 4A to 5D are step cross-sectional views showing a first example of a method for fabricating a capacitor element according to a second embodiment of the present invention; -
FIGS. 6A to 7D are step cross-sectional views showing a second example of the method for fabricating the capacitor element according to the second embodiment; -
FIG. 8 is a cross-sectional view showing a variation of the capacitor element according to the second embodiment; -
FIG. 9 is a cross-sectional view showing another variation of the capacitor element according to the second embodiment; and -
FIGS. 10A to 11D are step cross-sectional views showing a method for fabricating a conventional capacitor element. - Referring to the drawings, the embodiments of the present invention will be described herein below. Throughout the accompanying drawings, components having substantially the same functions will be denoted by the same reference numerals for the sake of simple illustration. It is to be noted that the present invention is not limited to the following embodiments.
-
FIGS. 1A to 3C are step cross-sectional views schematically showing a method for fabricating a semiconductor device according to the first embodiment of the present invention. Each of the drawings shows a capacitor element formation region Rc on the left-hand side, an N-type MIS transistor formation region Rn at the center, and a P-type MIS transistor formation region Rp on the right-hand side. - First, as shown in
FIG. 1A , anisolation region 20 is formed in asemiconductor substrate 10 made of silicon to define the respective active areas of the N-type MIS transistor formation region Rn and the P-type MIS transistor formation region Rp. To improve the planarity between a capacitor element and a complementary MIS transistor (gate electrode), theisolation region 20 preferably has a shallow trench isolation (STI) structure in which, e.g., an insulating film is buried in a trench formed in thesemiconductor substrate 10. - Then, a P-type well (not shown) is formed in the N-type MIS transistor formation region Rn of the
semiconductor substrate 10 and an N-type well (not shown) is formed in the P-type MIS transistor formation region Rp of thesemiconductor substrate 10. Subsequently, a gate insulating film with a thickness of 1.7 nm is formed over the respective active areas of the N-type and P-type MIS transistor formation regions Rn and Rp of thesemiconductor substrate 10. Then, a silicon film with a thickness of 40 nm is formed over the entire surface of thesemiconductor substrate 10. As the gate insulating film, a high dielectric constant material such as HfO2 or HfSiON is preferably used. Thereafter, a protective film composed of a CVD-oxide film with a thickness of 80 nm is formed on the silicon film. - Then, the protective film, the silicon film, and the gate insulating film are patterned successively by anisotropic etching so that a first gate forming portion A composed of a first
gate insulating film 11 a, asecond silicon film 12 a, and a secondprotective film 21 a is formed on the active area of the N-type MIS transistor formation region Rn of thesemiconductor substrate 10 and a second gate forming portion B composed of a secondgate insulating film 11 b, athird silicon film 12 b, and a thirdprotective film 21 b is formed on the active area of the P-type MIS transistor formation region Rp of thesemiconductor substrate 10, while a capacitor forming portion C composed of afirst silicon film 12 c and a firstprotective film 21 c is formed simultaneously on theisolation region 20 in the capacitor element formation region Rc. At this time, an insulating film composed of the gate insulating film may also be left between theisolation region 20 and thesilicon film 12 c. - Next, as shown in
FIG. 1B , n-type extension regions 13 a are formed by self alignment in the respective portions of the N-type MIS transistor formation region Rn of thesemiconductor substrate 10 which are located on both lateral sides of the first gate forming portion A. On the other hand, p-type extension regions 13 b are formed by self alignment in the respective portions of the P-type MIS transistor formation region Rp of thesemiconductor substrate 10 which are located on both lateral sides of the second gate forming portion B. - Thereafter, an insulating film composed of a silicon nitride film is formed over the entire surface of the
semiconductor substrate 10 and then subjected to arisotropic dry etching so that sidewall insulating films (second and third sidewall insulating films) 14 a and 14 b are formed on the respective side surfaces of the first and second gate forming portions A and B, while a sidewall insulating film (first sidewall insulating film) 14 c is simultaneously formed on the side surfaces of the capacitor forming portion C. - Then, n-type source/
drain regions 15 a are formed by self alignment in the respective portions of the N-type MIS transistor formation region Rn of thesemiconductor substrate 10 which are located laterally to thesidewall insulating film 14 a, while p-type source/drain regions 15 b are formed by self alignment in the respective portions of the P-type MIS transistor formation region Rp of thesemiconductor substrate 10 which are located laterally to thesidewall insulating film 14 b. - Next, as shown in
FIG. 1C ,silicide films drain regions 15 a and on the p-type source/drain regions 15 b, respectively. Then, an insulating film (second insulating film) 22 composed of a planarized CVD-oxide film is formed on the portion of thesemiconductor substrate 10 on which the first and second gate forming portions A and B and the capacitor forming portion C are not formed. The planarization can be performed by, e.g., depositing the insulatingfilm 22 over the entire surface of thesemiconductor substrate 10 and then polishing the insulatingfilm 22 by CMP (Chemical Mechanical Polishing) until the respective upper surfaces of theprotective films - Next, as shown in
FIG. 1D , theprotective films silicon films depressed portions sidewall insulating films protective films film 22, thesidewall insulating films silicon films - Next, as shown in
FIG. 2A , afirst metal film 31 with a thickness of 30 nm is formed over the entire surface of thesemiconductor substrate 10. As a result, each of thesilicon films depressed portions first metal film 31. At this time, thefirst metal film 31 need not necessarily be formed on the upper surface of the insulatingfilm 22. It is sufficient for thefirst metal film 31 to be formed to cover at least the respective upper surfaces of thesilicon films depressed portions - Next, as shown in
FIG. 2B , a reaction is caused between each of thesilicon films first metal film 31 by performing a thermal process with respect to thesemiconductor substrate 10, thereby entirely silicidizing thesilicon films metal silicide films metal silicide films silicon films first metal film 31 by a thermal process. The thickness ratio between each of thesilicon films first metal film 31 is preliminarily set to provide the metal silicide films at desired composition ratios. For example, when thefirst metal film 31 is composed of nickel (Ni) material, the thickness ratio between each of thesilicon films first metal film 31 is preferably set such that a composition ratio represented by NiSi or Ni2Si is provided between Ni and Si in each of the firstmetal silicide film - Next, as shown in
FIG. 2C , the unreacted portion of thefirst metal film 31 is removed and then an insulating film (first insulating film) 23 composed of a nitride film with a thickness of 10 nm is formed over the entire surface of thesemiconductor substrate 10. - Next, as shown in
FIG. 3A , a resistfilm 40 covering each of the firstmetal silicide films metal silicide film 32 b is formed on the insulatingfilm 23. Then, dry etching is performed with respect to the insulatingfilm 23 by using the resistfilm 40 as a mask, thereby exposing the upper surface of the firstmetal silicide film 32 b in the P-type MIS transistor formation region Rp. As a result, the insulatingfilm 23 remains to cover the upper surface of the firstmetal silicide film 32 a in the N-type MIS transistor formation region Rn and the firstmetal silicide film 32 c in the capacitor element formation region Rc. At this time, asidewall insulating film 23 b composed of the insulatingfilm 23 also remains on each of those parts of the side surfaces of thesidewall insulating film 14 b which are located above the firstmetal silicide film 32 b in the P-type MIS transistor formation region Rp to form the inner side surfaces of thedepressed portion 30 b. Thesidewall insulating film 23 b need not necessarily be left. It is also possible to completely etch away thesidewall insulating film 23 b. - Next, as shown in
FIG. 3B , asecond metal film 33 with a thickness of 50 nm is formed over the entire surface of thesemiconductor substrate 10. At this time, thesecond metal film 33 is formed to have a thickness such that each of thedepressed portions second metal film 33 is preferably composed of the same metal material as composing thefirst metal film 31. For example, when thefirst metal film 31 is composed of a nickel material, a nickel material is used to compose the second metal film. - Next, as shown in
FIG. 3C , a reaction is caused between the firstmetal silicide film 32 b in the P-type MIS transistor formation region Rp and thesecond metal film 33 by performing a thermal process with respect to thesemiconductor substrate 10 to change the entire firstmetal silicide film 32 b into a metal-richer secondmetal silicide film 34. For example, when thesecond metal film 33 is composed of a nickel material, the secondmetal silicide film 34 is formed through a reaction between NiSi or Ni2Si composing the firstmetal silicide film 32 b and Ni composing thesecond metal film 33 so that an Ni-richer Ni3Si film is formed. - Thereafter, the unreacted portion of the
second metal film 33 is removed by polishing using a CMP method until the upper surface of the insulatingfilm 22 is exposed. At this time, the insulatingfilm 23 remaining on the insulatingfilm 22 is also preferably polished away. As a result, a structure is obtained in which the insulatingfilm second metal films films depressed portions metal silicide films - Thus, an N-type MIS transistor having a gate portion composed of the
gate insulating film 11 a, the firstmetal silicide film 32 a, the insulatingfilm 23 a, and thesecond metal film 33 a is formed in the N-type MIS transistor formation region Rn and a P-type MIS transistor having a gate portion composed of thegate insulating film 11 b, the secondmetal silicide film 34, and thesidewall insulating film 23 b is formed in the P-type MIS transistor formation region Rp, while a capacitor element having a capacitor element portion composed of the firstmetal silicide film 32 c, the insulatingfilm 23 c, and thesecond metal film 33 c is formed in the capacitor element formation region Rc. The upper surface (upper surface of thesecond metal film 33 a) of the gate portion of the N-type MIS transistor, the upper surface (upper surface of the second metal silicide film 34) of the gate portion of the P-type MIS transistor, and the upper surface (upper surface of thesecond metal film 33c) of the capacitor element portion of the capacitor element are planarized to be flush with the upper surface of the insulatingfilm 22. It is to be noted that thesidewall insulating film 23 b of the gate portion of the P-type MIS transistor need not necessarily be provided. - When the second
metal silicide film 34 is formed by a thermal process in the P-type MIS transistor formation region Rp, the insulatingfilms metal silicide film 32 a and thesecond metal film 33 a in the N-type MIS transistor formation region Rn and between the firstmetal silicide film 32 c and thesecond metal film 33 c in the capacitor element formation region Rc, respectively. This prevents each of the firstmetal silicide film metal silicide film 34. - By the fabrication method described above, the N-type MIS transistor is formed in the N-type MIS transistor formation region Rn. The N-type MIS transistor has the
gate insulating film 11 a formed on thesemiconductor substrate 10, a gate electrode composed of the firstmetal silicide film 32 a formed on thegate insulating film 11 a, the insulatingfilm 23 a formed on the firstmetal silicide film 32 a and having a depressed cross-sectional configuration, thesecond metal film 33 a formed in a depressed portion located above the insulatingfilm 23 a, thesidewall insulating film 14 a formed on each of the side surfaces of the gate electrode (firstmetal silicide film 32 a), the n-type extension regions 13 a formed in the respective portions of thesemiconductor substrate 10 which are located below and on both lateral sides of the gate electrode (firstmetal silicide film 32 a), the n-type source/drain regions 15 a formed in the respective portions of thesemiconductor substrate 10 which are located below and laterally to thesidewall insulating film 14 a, and thesilicide film 16 a formed on each of the n-type source/drain regions 15 a. - Each of the insulating
film 23 a and thesecond metal film 33 a is formed above the firstmetal silicide film 32 a in thedepressed portion 30a surrounded by thesidewall insulating film 14 a and the upper surface of thesecond metal film 33 a has been planarized to be substantially flush with the upper surface of the insulatingfilm 22 and the upper end of thesidewall insulating film 14 a. - On the other hand, the P-type MIS transistor is formed in the P-type MIS transistor formation region Rp. The P-type MIS transistor has the
gate insulating film 11 b formed on thesemiconductor substrate 10, a gate electrode composed of the secondmetal silicide film 34 formed on thegate insulating film 11 b, thesidewall insulating film 14 b formed on each of the side surfaces of the gate electrode (second metal silicide film 34), the p-type extension regions 13 b formed in the respective portions of thesemiconductor substrate 10 which are located below and on both lateral sides of the gate electrode (second metal silicide film 34), the p-type source/drain regions 15 b formed in the respective portions of thesemiconductor substrate 10 which are located below and laterally to thesidewall insulating film 14 b, and thesilicide film 16 b formed on each of the p-type source/drain regions 15 b. The upper surface of the secondmetal silicide film 34 is planarized to be substantially flush with the upper surface of the insulatingfilm 22 and the upper end of thesidewall insulating film 14 b. On the upper part of each of the inner side surfaces of thesidewall insulating film 14 b, thesidewall insulating film 23 b having the bottom surface thereof substantially flush with the bottom surface of the insulatingfilm 23 a has been formed. - In the capacitor element formation region Rc, the capacitor element is formed. The capacitor element has a lower electrode composed of the first
metal silicide film 32 c formed on theisolation region 20, a capacitor insulating film composed of the insulatingfilm 23 c formed on the firstmetal silicide film 32 c and having a depressed cross-sectional configuration, and an upper electrode composed of thesecond metal film 33 c formed in a depressed portion located above the insulatingfilm 23 c. The insulatingfilm 23 c and thesecond metal film 33 c are formed above the firstmetal silicide film 32 c in thedepressed portion 30 c surrounded by t*he sidewall insulatingfilm 14 c. The upper surface of thesecond metal film 33 c has been planarized to be substantially flush with the upper surface of the insulatingfilm 22 and the upper end of thesidewall insulating film 14 c. - As described above, according to the present embodiment, the upper surface (upper surface of the
second metal film 33 c) of the capacitor element portion of the capacitor element is planarized to be flush with the upper surface of the insulatingfilm 22, similarly to the upper surface (upper surface of thesecond metal film 33 a) of the gate portion of the N-type MIS transistor and to the upper surface (upper surface of the second metal silicide film 34) of the gate portion of the P-type MIS transistor. As a result, a semiconductor device with excellent planarity can be obtained. In addition, since the capacitor element having the lower electrode composed of the firstmetal silicide film 32 c can be formed simultaneously with the N-type MIS transistor having the gate electrode composed of the firstmetal silicide film 32 a, the fabrication steps for the semiconductor device including the capacitor element can be simplified. Moreover, since the firstmetal silicide film 32 a composing the gate electrode of the N-type MIS transistor and the secondmetal silicide film 34 composing the gate electrode of the P-type MIS transistor can be composed of metal silicide films having different composition ratios, the threshold voltage of the complementary MIS transistor can be controlled to a proper value. - Although the present embodiment has been described by using a nickel material for each of the first and
second metal films second metal films - Although the method for fabricating the semiconductor device according to the present invention has been described by using the step cross-sectional views shown in
FIGS. 1A to 3C , a structure which extracts a potential at the lower electrode of the capacitor element to the surface of the semiconductor substrate (which is typically an interlayer insulating film formed on the semiconductor substrate) is preferably adopted for easy electrical connection between the capacitor element composing the semiconductor device and another element such as a transistor. - Therefore, the second embodiment of the present invention will describe a specific method for extracting the potential at the lower electrode of the capacitor element to the surface of the semiconductor substrate (interlayer insulating film).
-
FIGS. 4A to 5D are step cross-sectional views showing a first example of the method for extracting the potential at the lower electrode. Since the steps other than the steps of extracting the potential at the lower electrode are the same as those illustrated inFIGS. 1A to 3C , the detailed description thereof will be omitted. - First, as shown in
FIG. 4A , the silicon film and the protective film are formed on theisolation region 20 formed in the surface of thesemiconductor substrate 10 and then patterned to form the capacitor forming portion C composed of thesilicon film 12 c and theprotective film 21 c. Subsequently, thesidewall insulating film 14 c is formed on each of the side surfaces of the capacitor forming portion C. Thereafter, the planarized insulatingfilm 22 is formed on the portion of thesemiconductor substrate 10 on which the capacitor formation portion C is not formed. The steps described thus far are the same as those shown inFIGS. 1A to 1C . - Next, as shown in
FIG. 4B , the insulatingfilm 21 c is selectively removed from the capacitor forming portion C so that thesilicon film 12 c is exposed in thedepressed portion 30 c surrounded by thesidewall insulating film 14 c. At this time, the insulatingfilm 21 c in contact with thesidewall insulating film 14 c is partly left on the region of thesilicon film 12 c which forms a contact formation region of the lower electrode. - Then, as shown in
FIG. 4C , thefirst metal film 31 is deposited entirely over thesemiconductor substrate 10. Subsequently, a thermal process is performed to change thesilicon film 12 c into the firstmetal silicide film 32 c (FIG. 4D ). - Next, as shown in
FIG. 5A , the unreacted portion of thefirst metal film 31 is removed and then the insulatingfilm 23 is formed entirely over thesemiconductor substrate 10. Then, as shown inFIG. 5B , the insulatingfilm 23 is patterned to form the insulatingfilm 23 covering the firstmetal silicide film 32 c. Thereafter, thesecond metal film 33 is formed entirely over thesemiconductor substrate 10. At this time, thesecond metal film 33 is formed to have a thickness such that thedepressed portion 30 c is completely filled therewith. - Next, as shown in
FIG. 5C , thesecond metal film 33 is removed by polishing using a CMP method until the upper surface of the insulatingfilm 22 is exposed. At this time, the insulatingfilm 23 remaining on the insulatingfilm 22 is also preferably polished away. As a result, a structure is obtained in which the insulatingfilm 21 c remaining on the contact formation region, the insulatingfilm 23 c having a depressed cross-sectional configuration, and thesecond metal film 33 c formed in a depressed portion located above the insulatingfilm 23 c are buried in thedepressed portion 30 c located above the firstmetal silicide film 32 c. The respective upper surfaces of these films have been planarized to be flush with the upper surface of the insulatingfilm 22. - Finally, as shown in
FIG. 5D , theinterlayer insulating film 24 is formed entirely over thesemiconductor substrate 10. Then, a contact hole reaching themetal silicide film 32 c composing the lower electrode is formed in each of theinterlayer insulating film 24 and the insulatingfilm 23 c, while a contact hole reaching thesecond metal film 33 c composing the upper electrode is formed in theinterlayer insulating film 24. Thereafter, contact plugs 41 and 42 each made of a conductive material are formed in the respective contact holes. - As a result, the capacitor element has the lower electrode composed of the first
metal silicide film 32 c formed on theisolation region 20, the capacitor insulating film composed of the insulatingfilm 23 c formed on the firstmetal silicide film 32 c and having a depressed cross-sectional configuration, the upper electrode composed of thesecond metal film 33 c formed in the depressed portion located above the insulatingfilm 23 c, and the insulatingfilm 21 c formed on the contact formation region of the firstmetal silicide film 32 c (lower electrode). In the resulting structure, thecontact plug 41 provided to extend through theinterlayer insulating film 24 and the insulatingfilm 21 c is connected to the firstmetal silicide film 32 c (lower electrode), while thecontact plug 42 provided to extend through theinterlayer insulating film 24 is connected to thesecond metal film 33 c (upper electrode). In the present example, the insulatingfilm 23 c and thesecond metal film 33 c are formed above the firstmetal silicide film 32 c in thedepressed portion 30 c surrounded by thesidewall insulating film 14 c and the upper surface of thesecond metal film 33 c has been planarized to be substantially flush with the upper surface of the insulatingfilm 22 and with the upper end of thesidewall insulating film 14 c. In this structure, thecontact plug 41 connected to the lower electrode (firstmetal silicide film 32 a) is formed to extend through the insulatingfilm 21 c left on the inner side of thesidewall insulating film 14a. As a result, the potential at the lower electrode (firstmetal silicide film 32a) can be extracted to the surface of theinterlayer insulating film 24 via thecontact plug 41 without fluctuating the area occupied by the capacitor element. -
FIGS. 6A to 7D are step cross-sectional views showing a second example of the method for extracting the potential at the lower electrode. - First, as shown in
FIG. 6A , the silicon film and the protective film are formed on theisolation region 20 formed in the surface of thesemiconductor substrate 10 and then patterned to form the capacitor forming portion C composed of thesilicon film 12 c and theprotective film 21 c. At this time, the insulatingfilm 21 c is patterned to have the end portion thereof located inwardly of the end portion of thesilicon film 12 c such that the contact formation region of thesilicon film 12 c is exposed. - Next, as shown in
FIG. 6B , thesidewall insulating film 14 c is formed on each of the side surfaces of the capacitor formation portion C. At this time, thesidewall insulating film 14 c is formed individually on the side surface of the insulatingfilm 21 c and on the side surface of thesilicon film 12 c in the stepped portion between the insulatingfilm 21 c and thesilicon film 12 c. As a result, the surface of the contact formation region of thesilicon film 12 c is exposed. - Then, as shown in
FIG. 6C , the planarized insulatingfilm 22 is formed on the portion of thesemiconductor substrate 10 on which the capacitor forming portion C is not formed. Subsequently, as shown inFIG. 6D , the insulatingfilm 21 c is selectively removed from the capacitor forming portion C so that thesilicon film 12 c is exposed in thedepressed portion 30 c surrounded by thesidewall insulating film 14 c. Thereafter, thefirst metal film 31 is deposited entirely over thesemiconductor substrate 10. - Next, as shown in
FIG. 7A , a thermal process is performed to change thesilicon film 12 c into the firstmetal silicide film 32 c. Then, the unreacted portion of thefirst metal film 31 is removed. - Next, as shown in
FIG. 7B , the insulatingfilm 23 is formed entirely over thesemiconductor substrate 10 and then patterned to form the insulatingfilm 23 covering the firstmetal silicide film 32 c. Thereafter, thesecond metal film 33 is formed entirely over thesemiconductor substrate 10. At this time, thesecond metal film 33 is formed to have a thickness such that thedepressed portion 30 c is completely filled therewith. - Next, as shown in
FIG. 7C , thesecond metal film 33 is removed by polishing using a CMP method until the upper surface of the insulatingfilm 22 is exposed. At this time, the insulatingfilm 23 remaining on the insulatingfilm 22 is also preferably polished away. As a result, a structure is obtained in which the insulatingfilm 23 c having a depressed cross-sectional configuration and thesecond metal film 33 c formed in the depressed portion located above the insulatingfilm 23 c are buried in thedepressed portion 30 c located above the firstmetal silicide film 32 c. The respective upper surfaces of these films have been planarized to be flush with the upper surface of the insulatingfilm 22. At this time, the planarized insulatingfilm 22 is formed on the contact formation region of the firstmetal silicide film 32 c. - Finally, as shown in
FIG. 7D , theinterlayer insulating film 24 is formed entirely over thesemiconductor substrate 10. Then, a contact hole reaching themetal silicide film 32 c composing the lower electrode is formed in each of theinterlayer insulating film 24 and the insulatingfilm 22, while a contact hole reaching thesecond metal film 33 composing the upper electrode is formed in theinterlayer insulating film 24. Thereafter, the contact plugs 41 and 42 each made of a conductive material are formed in the respective contact holes. - The capacitor element is different from the capacitor element shown in
FIG. 5D in that thecontact plug 41 connected to the firstmetal silicide film 32 c (lower electrode) is provided to extend through each of theinterlayer insulating film 24 and the insulatingfilm 22. In the resulting structure, thecontact plug 41 connected to the lower electrode (firstmetal silicide film 32 a) is formed to extend through the insulatingfilm 22 on the stepped portion between the lower electrode (firstmetal silicide film 32 a) and the upper electrode (second metal film 33 c). As a result, the potential at the lower electrode (firstmetal silicide film 32 a) can be extracted to the surface of theinterlayer insulating film 24 via thecontact plug 41 without fluctuating the area occupied by the capacitor element. - The potential at the lower electrode can also be extracted by using other methods besides the methods described above in the first and second embodiments, such as those shown in
FIGS. 8 and 9 . - The example shown in
FIG. 8 preliminarily forms aconductive film 43 for extraction under thesilicon film 12 c in forming thesilicon film 12 c on theisolation region 20 and thereby extracts the potential at the lower electrode (firstmetal silicide film 32 c) to the surface of theinterlayer insulating film 24 via theconductive film 43 and thecontact plug 41. - On the other hand, the example shown in
FIG. 9 forms the extraction portion of thesilicon film 12 c such that the upper surface thereof is flush with the upper surface of thesidewall insulating film 14 c in forming thesilicon film 12 c on theisolation region 20 and thereby extracts the potential at the lower electrode (firstmetal silicide film 32 c) to the surface of theinterlayer insulating film 24 via the extraction portion of the firstmetal silicide film 32 c provided by silicidizing the extraction portion of thesilicon film 12 c. - Thus, various methods can be considered to extract the potential at the lower electrode of the capacitor element. Among them, an optimal method is preferably adopted in terms of the compatibility with the steps of forming another element than the capacitor element.
- Although the present invention has been described by using the preferred embodiments thereof, it will easily be appreciated that the description is not restrictive and various changes and modifications can be made to the present invention. For example, although each of the embodiments described above has used the metal silicide film formed through the reaction between the silicon film and the first metal film to compose the lower electrode, the lower electrode can also be composed of the silicon film. In this case, when the complementary MIS transistor is formed simultaneously with the capacitor element, the gate electrode of the N-type MIS transistor is preferably composed of the silicon film, while the gate electrode of the P-type MIS transistor is preferably composed of the metal silicide.
Claims (13)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006016214A JP2007201062A (en) | 2006-01-25 | 2006-01-25 | Semiconductor device and manufacturing method thereof |
JP2006-016214 | 2006-01-25 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070170548A1 true US20070170548A1 (en) | 2007-07-26 |
US7288807B1 US7288807B1 (en) | 2007-10-30 |
Family
ID=38284718
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/518,168 Active US7288807B1 (en) | 2006-01-25 | 2006-09-11 | Semiconductor device with capacitor element |
Country Status (2)
Country | Link |
---|---|
US (1) | US7288807B1 (en) |
JP (1) | JP2007201062A (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2980915A1 (en) * | 2011-09-30 | 2013-04-05 | St Microelectronics Crolles 2 | Method for manufacturing e.g. metal-oxide semiconductor transistors in zones of semiconductor substrate of complementary metal-oxide semiconductor integrated circuit, involves filling openings with conducting material |
US8652898B2 (en) * | 2012-01-06 | 2014-02-18 | International Business Machines Corporation | Integrated circuit with a thin body field effect transistor and capacitor |
US20180269201A1 (en) * | 2016-11-30 | 2018-09-20 | United Microelectronics Corp. | Intra-metal capacitor and method of forming the same |
EP3636590A1 (en) * | 2018-10-09 | 2020-04-15 | IMEC vzw | A method for forming a silicide gate for a semiconductor device |
US20220029005A1 (en) * | 2020-07-21 | 2022-01-27 | United Microelectronics Corp. | High electron mobility transistor and method for fabricating the same |
US11973133B2 (en) | 2020-07-21 | 2024-04-30 | United Microelectronics Corp. | High electron mobility transistor and method for fabricating the same |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7851861B2 (en) * | 2007-01-22 | 2010-12-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | MIM capacitor and metal gate transistor |
US8368136B2 (en) * | 2008-07-03 | 2013-02-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrating a capacitor in a metal gate last process |
JP2011181627A (en) | 2010-02-26 | 2011-09-15 | Hitachi Ltd | Semiconductor device and method for manufacturing the same |
US8878337B1 (en) * | 2011-07-19 | 2014-11-04 | Xilinx, Inc. | Integrated circuit structure having a capacitor structured to reduce dishing of metal layers |
US8748258B2 (en) * | 2011-12-12 | 2014-06-10 | International Business Machines Corporation | Method and structure for forming on-chip high quality capacitors with ETSOI transistors |
US8709890B2 (en) * | 2011-12-12 | 2014-04-29 | International Business Machines Corporation | Method and structure for forming ETSOI capacitors, diodes, resistors and back gate contacts |
US9443871B2 (en) * | 2015-01-08 | 2016-09-13 | Globalfoundries Inc. | Cointegration of bulk and SOI semiconductor devices |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5822175A (en) * | 1995-04-13 | 1998-10-13 | Matsushita Electronics Corporation | Encapsulated capacitor structure having a dielectric interlayer |
US6300653B1 (en) * | 1996-03-11 | 2001-10-09 | Chartered Semiconductor Manufacturing, Ltd. | Method for forming a high areal capacitance planar capacitor |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4338929B2 (en) | 2002-02-12 | 2009-10-07 | Okiセミコンダクタ株式会社 | Method for manufacturing MOS type semiconductor device |
-
2006
- 2006-01-25 JP JP2006016214A patent/JP2007201062A/en active Pending
- 2006-09-11 US US11/518,168 patent/US7288807B1/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5822175A (en) * | 1995-04-13 | 1998-10-13 | Matsushita Electronics Corporation | Encapsulated capacitor structure having a dielectric interlayer |
US6300653B1 (en) * | 1996-03-11 | 2001-10-09 | Chartered Semiconductor Manufacturing, Ltd. | Method for forming a high areal capacitance planar capacitor |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2980915A1 (en) * | 2011-09-30 | 2013-04-05 | St Microelectronics Crolles 2 | Method for manufacturing e.g. metal-oxide semiconductor transistors in zones of semiconductor substrate of complementary metal-oxide semiconductor integrated circuit, involves filling openings with conducting material |
US8652898B2 (en) * | 2012-01-06 | 2014-02-18 | International Business Machines Corporation | Integrated circuit with a thin body field effect transistor and capacitor |
US8659066B2 (en) * | 2012-01-06 | 2014-02-25 | International Business Machines Corporation | Integrated circuit with a thin body field effect transistor and capacitor |
US9070788B2 (en) | 2012-01-06 | 2015-06-30 | International Business Machines Corporation | Integrated circuit with a thin body field effect transistor and capacitor |
US9245807B2 (en) | 2012-01-06 | 2016-01-26 | Globalfoundries Inc. | Integrated circuit with a thin body field effect transistor and capacitor |
US20180269201A1 (en) * | 2016-11-30 | 2018-09-20 | United Microelectronics Corp. | Intra-metal capacitor and method of forming the same |
US10529707B2 (en) * | 2016-11-30 | 2020-01-07 | United Microelectronics Corp. | Intra-metal capacitor and method of forming the same |
EP3636590A1 (en) * | 2018-10-09 | 2020-04-15 | IMEC vzw | A method for forming a silicide gate for a semiconductor device |
US20220029005A1 (en) * | 2020-07-21 | 2022-01-27 | United Microelectronics Corp. | High electron mobility transistor and method for fabricating the same |
US11688800B2 (en) * | 2020-07-21 | 2023-06-27 | United Microelectronics Corp. | High electron mobility transistor and method for fabricating the same |
US20230275146A1 (en) * | 2020-07-21 | 2023-08-31 | United Microelectronics Corp. | High electron mobility transistor and method for fabricating the same |
US11973133B2 (en) | 2020-07-21 | 2024-04-30 | United Microelectronics Corp. | High electron mobility transistor and method for fabricating the same |
Also Published As
Publication number | Publication date |
---|---|
US7288807B1 (en) | 2007-10-30 |
JP2007201062A (en) | 2007-08-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7288807B1 (en) | Semiconductor device with capacitor element | |
TWI701830B (en) | Semiconductor devices and methods for forming the same | |
US6908801B2 (en) | Method of manufacturing semiconductor device | |
KR100296004B1 (en) | Semiconductor device and method for manufacturing the same | |
KR100465380B1 (en) | Semiconductor device and fabrication process therefor | |
JP3790237B2 (en) | Manufacturing method of semiconductor device | |
US7781291B2 (en) | Semiconductor device and method for fabricating the same | |
US20030183880A1 (en) | Semiconductor device covering transistor and resistance with capacitor material | |
JP2005197748A (en) | Fet gate structure equipped with metal gate electrode and silicide contacts | |
US8643119B2 (en) | Substantially L-shaped silicide for contact | |
US20130200461A1 (en) | Semiconductor Device and Method of Forming the Same | |
US7382027B2 (en) | MOSFET device with low gate contact resistance | |
JP2007165558A (en) | Semiconductor device and method of manufacturing same | |
US6184114B1 (en) | MOS transistor formation | |
JPH09260655A (en) | Manufacture of semiconductor device | |
WO2009113227A1 (en) | Semiconductor device and manufacturing method thereof | |
US7868412B2 (en) | Semiconductor device and method of fabricating the same | |
US5843826A (en) | Deep submicron MOSFET device | |
CN113299751A (en) | Semiconductor device and method | |
US6830978B2 (en) | Semiconductor device and manufacturing method for the same | |
US6780691B2 (en) | Method to fabricate elevated source/drain transistor with large area for silicidation | |
US8329519B2 (en) | Methods for fabricating a semiconductor device having decreased contact resistance | |
US20070069312A1 (en) | Semiconductor device and method for fabricating the same | |
JP4296769B2 (en) | Semiconductor device and manufacturing method thereof | |
JP2006339597A (en) | Semiconductor device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AKAMATSU, SUSUMU;REEL/FRAME:018768/0325 Effective date: 20060731 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
SULP | Surcharge for late payment | ||
AS | Assignment |
Owner name: GODO KAISHA IP BRIDGE 1, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PANASONIC CORPORATION (FORMERLY MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.);REEL/FRAME:032152/0514 Effective date: 20140117 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |