US20070127898A1 - Stacked annealing system - Google Patents

Stacked annealing system Download PDF

Info

Publication number
US20070127898A1
US20070127898A1 US11/674,048 US67404807A US2007127898A1 US 20070127898 A1 US20070127898 A1 US 20070127898A1 US 67404807 A US67404807 A US 67404807A US 2007127898 A1 US2007127898 A1 US 2007127898A1
Authority
US
United States
Prior art keywords
wafer
plates
cold
hot
process chamber
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/674,048
Inventor
Woo Yoo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
WaferMasters Inc
Original Assignee
WaferMasters Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by WaferMasters Inc filed Critical WaferMasters Inc
Priority to US11/674,048 priority Critical patent/US20070127898A1/en
Assigned to WAFERMASTERS, INCORPORATED reassignment WAFERMASTERS, INCORPORATED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: YOO, WOO SIK
Publication of US20070127898A1 publication Critical patent/US20070127898A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/687Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
    • H01L21/68714Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
    • H01L21/68764Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by a movable susceptor, stage or support, others than those only rotating on their own vertical axis, e.g. susceptors on a rotating caroussel
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67098Apparatus for thermal treatment
    • H01L21/67109Apparatus for thermal treatment mainly by convection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67155Apparatus for manufacturing or treating in a plurality of work-stations
    • H01L21/67161Apparatus for manufacturing or treating in a plurality of work-stations characterized by the layout of the process chambers
    • H01L21/67178Apparatus for manufacturing or treating in a plurality of work-stations characterized by the layout of the process chambers vertical arrangement
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67155Apparatus for manufacturing or treating in a plurality of work-stations
    • H01L21/6719Apparatus for manufacturing or treating in a plurality of work-stations characterized by the construction of the processing chambers, e.g. modular processing chambers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/677Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
    • H01L21/67739Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations into and out of processing chamber
    • H01L21/67745Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations into and out of processing chamber characterized by movements or sequence of movements of transfer devices

Definitions

  • the present invention relates generally to semiconductor wafer processing systems, and more particularly to such systems for the transfer of semiconductor wafers to a processing chamber.
  • High temperature processing of silicon wafers is important for manufacturing modern microelectronics devices. Such processes, including silicide formation, implant anneals, oxidation, diffusion drive-in and chemical vapor deposition (CVD), may be performed at high temperatures using conventional thermal processing techniques. Furthermore, many microelectronics circuits require feature sizes smaller than one micron and junction depths less than a few hundred angstroms. In order to limit both the lateral and downward diffusion of dopants, as well as to provide a greater degree of control during processing, it is desirable to minimize the duration of high temperature processing.
  • Semiconductor wafers, flat panel displays, and other similar substrates typically have numerous material layers deposited thereon during device fabrication.
  • Some commonly deposited layers e.g., spin-on glass (SOG) films
  • SOG spin-on glass
  • Other deposited layers e.g., copper films
  • deposited layer properties often can be stabilized by a controlled annealing step. Following the annealing step, the substrate preferably is rapidly cooled to stop the annealing process, and so that other processes can be performed on the substrate, in order to increase throughput.
  • annealing is performed within a quartz furnace that must be slowly pre-heated, such as by lamps, to a desired annealing temperature, or within a rapid thermal process (RTP) system that can be rapidly heated to a desired annealing temperature.
  • RTP rapid thermal process
  • conventional lamp-based RTP systems have considerable drawbacks with regard to uniform temperature distribution.
  • One alternative to lamp-based RTP systems is to use a hot plate annealing to heat the wafer.
  • Such systems are disclosed in commonly-owned U.S. Pat. Nos. 6,809,035 and 6,345,150, both of which are incorporated by reference in their entirety. These systems use a hot plate, which can be heated by heating elements on or adjacent to the plate or plates, positioned below and/or above the wafer. The hot plate enables the wafer to be quickly brought to a desired temperature, such as for annealing.
  • an annealed substrate is transferred to a separate cooling module that conventionally employs a cooled substrate support and is slightly backfilled with a gas such as helium to enhance thermal conduction.
  • the separate cooling module increases equipment cost and complexity, as well as equipment footprint, and decreases substrate throughput by requiring undesirable substrate transfer time between the heating and cooling systems.
  • Other conventional processing systems have a cooling mechanism within the same chamber as the hot plate, as opposed to in a separate module. Cooling down a heated chamber or heating up a cooled chamber requires additional energy and time.
  • a process chamber includes at least two stacked cold plates and at least two adjacent stacked hot plates.
  • a rotatable wafer transport pivots about a point between the hot plates and the cold plates located near a side of the process chamber.
  • the wafer transport comprises two walls connected to the pivot point and perpendicular to each other and a wafer support extending from at least one of the walls to support a wafer thereon.
  • the wafer support is positioned such that the wafer can be placed between the two cold plates or the two hot plates for cooling or heating, respectively.
  • a wafer is inserted into the process chamber and onto the wafer transport, such as by a robot.
  • the wafer transport is positioned such that the wafer is between two cold plates, with one of the transport walls separating the cold plates from the hot plates.
  • a desired temperature such as measured by thermocouples attached to the wafer transport
  • the wafer transport is rotated 90°.
  • the wafer is moved from in between the cold plates to in between the hot plates and one of the walls of the transport again separating the hot plates from the cold plates.
  • the wafer can then be rapidly heated by the hot plates to the desired processing temperature.
  • the wafer transport is rotated back 90° to move the wafer between the two cold plates for cooling.
  • the wafer can then be removed from the chamber or rotated back to the hot plates for additional processing.
  • the process chamber having two adjacently stacked cold and hot plates can be themselves stacked to create a low cost, simple vertical multi-wafer processing system having a small footprint.
  • N stacked cold plates and N stacked hot plates can be adjacently placed into a single process chamber so that N ⁇ 1 wafers can be heated and cooled simultaneously, where N is greater than two.
  • Advantages of the present invention include more efficient cooling and heating of the wafer since the heating area and the cooling area within the process chamber are separated by walls on the wafer transport. Because the cool environment from the cold plates is not completely open with the heated environment from the hot plates, it takes less time and energy to heat and cool the wafer. Further, since the cooling mechanism is in the same process chamber as the heating mechanism, a simpler process chamber is possible.
  • FIGS. 1A and 1B show side and top views, respectively, of a process chamber according to one embodiment of the invention
  • FIG. 2 is a side view of one of the walls of the wafer transport used in the process chamber of FIGS. 1A and 1B according to one embodiment;
  • FIGS. 3A-3D are top views showing the operation of the process chamber of FIGS. 1A and 1B according to one embodiment
  • FIG. 4 is a top view of a portion of a semiconductor wafer processing system according to one embodiment
  • FIG. 5 is a flow chart showing one embodiment of the present invention for use with the process chamber of FIGS. 1-4 ;
  • FIG. 6 is a side view of a multi-wafer process system with stacked chambers according to one embodiment.
  • FIG. 7 is a side view of a multi-wafer process system with stacked plates according to one embodiment.
  • FIGS. 1A and 1B show side and top views, respectively, of a process chamber 100 according to one embodiment of the invention.
  • chamber 100 includes two stacked cold plates 102 on one side and two stacked hot plates 104 on the other side.
  • a rotatable wafer transport 106 is rotatable about a pivot or axis 108 between cold plates 102 and hot plates 104 .
  • Wafer transport 106 includes a wafer support 110 for holding a wafer 112 , where the wafer that can be rotated between cold plates 102 and between hot plates 104 . When wafer 112 is between cold plates 102 , the wafer is cooled.
  • Chamber 100 When wafer 112 is rotated between hot plates 104 , the wafer is heated to a desired temperature, such as for RTP or annealing.
  • Chamber 100 includes an opening 114 to enable the wafer to be placed into and removed from chamber 100 . Once the wafer is either inserted or removed from the chamber, the opening can be sealed, as is known in the art with conventional mechanisms.
  • Opening 114 of chamber 100 may be a relatively small opening, but with a width large enough to accommodate a wafer of between about 0.5 to 2 mm thick and up to 300 mm in diameter and enable a robot arm or other wafer transfer mechanism to enter and maneuver.
  • the height of opening 114 is no greater than between about 15 mm and 40 mm, preferably, no greater than 20 mm.
  • the relatively small opening size helps to reduce cold and/or heat loss from process chamber 100 .
  • the small opening size keeps down the number of particles entering process chamber 100 and allows for easier maintenance of the isothermal temperature environment.
  • wafer transport 106 includes perpendicular walls 116 extending from axis 108 . Opening 114 allows the wafer to be placed onto wafer support 110 , which in this embodiment is two parallel rods or beams 118 connected to arms 120 extending from one of walls 116 .
  • wafer support 110 which in this embodiment is two parallel rods or beams 118 connected to arms 120 extending from one of walls 116 .
  • Other suitable wafer supports can also be used, such as a grid of thin intersecting beams with protruding pin supports to minimize the amount of contact on the wafer surface.
  • One or more supports may include a thermocouple or other temperature sensing device embedded therein to monitor the temperature of the wafer.
  • the rods or beams are made of a conductive or non-insulating material, which results in quicker heating and cooling of the wafer.
  • Walls 116 extend to the edges of the chamber and are made of an insulating material in one embodiment. Walls 116 are also short enough to fit between two hot or cold plates and may include
  • FIG. 2 is a side view of showing one of walls 116 according to one embodiment having three segments 200 , 202 , and 204 extending from axis 108 .
  • the wafer is located on the wafer support attached to middle segment 202 .
  • Lower segment 200 is located below the lower cold and hot plates, and the upper segment 204 is located above the upper cold and hot plates.
  • the gaps between segments 200 and 202 and between segments 202 and 204 are such that the cold and hot plates are able to rotate in and out between them.
  • FIGS. 3A-3D are top views showing the operation of process chamber 100 according to one embodiment. Note that FIGS. 3A to 3 D do not show the hot and cold plates for ease of illustration.
  • wafer 112 is inserted into chamber 100 and onto wafer support 110 through opening 114 .
  • Wafer 112 can be loaded from a wafer container, such as a Front Opening Unified Pod (FOUP), a loading station, or other suitable location or component.
  • a robot or other transfer mechanism can be used to retrieve the wafer and insert it onto wafer support 110 . In this position, wafer 112 is located directly between the two cold plates.
  • FOUP Front Opening Unified Pod
  • wafer 112 can be cooled down to a desired temperature.
  • wafer transport 106 is rotated about axis 108 , such as with an external motor, to move wafer 112 away from the cold plates and toward the hot plates.
  • FIG. 3C wafer transport 106 has been rotated 90° so that wafer 112 is now completely between the two hot plates. Hot plates then heat wafer 112 to a desired temperature for processing. After processing, wafer transport 106 is rotated 90° back toward the cold plates. Once the wafer is cooled to a desired temperature, the wafer is removed from process chamber 100 , as shown in FIG. 3D , or transferred back onto the hot plate for additional processing.
  • Hot plate 104 may have a large mass relative to wafer 112 and may be fabricated from a material, such as silicon carbide, quartz, inconel, aluminum, steel, or any other material that will not react at high processing temperatures with any ambient gases or with wafer 112 .
  • Hot plate 104 may be formed into any geometric shape, preferably a shape which resembles that of the wafer, e.g., a circular plate.
  • the hot plate is circular with a radius slightly larger than the largest wafer to be processed, e.g., a 300 mm wafer.
  • Hot plate 104 can include heating elements to control the temperature of the hot plate.
  • at least one heat source is located on a periphery of hot plate 104 .
  • the heat source may be a resistive heating element or other conductive/radiant heat source, which can be made to contact a peripheral portion of hot plate 104 or is embedded within hot plate 104 .
  • the resistive heating element may be made of any high temperature rated material, such as a suitable resistively heatable wire, which is made from a high mass material for increased thermal response and high temperature stability, such as SiC, SiC coated graphite, graphite, AlCr, AlNi and other alloys.
  • the temperature of hot plate 104 may be controllable to provide a variable temperature depending on the application, e.g., between about 50° C. and about 1500° C., preferably between about 100° C. and about 1200° C.
  • Cold plate 102 can be of similar shape as hot plate 104 , i.e., circular with a slightly larger diameter than the largest wafer.
  • Cold plate 102 may include individual cooling elements, such as electrical, liquid, or gas cooling components.
  • cold plate 102 can include a plurality of gas ports in the cold plate to provide a cooling gas to the wafer, where the cooling gas is supplied from an external gas source.
  • the gas source can be tunable to selectively supply one or more gases to the plurality of holes in the cold plate, where the amount of gas supplied to the cold plate is controlled by the controller based in part on the desired temperature of the wafer or cold plate.
  • wall 116 separates the cold plates and the hot plates, resulting in a more efficient cooling of the wafer since the amount of heat from the hot plates is kept away from the cold plates.
  • heating is also more efficient, since during heating ( FIG. 3C ), wall 116 again separates the hot plates from the cold plates, thereby reducing the amount of cold entering the heating area.
  • Walls made of a non-conductive material or insulating material helps keep the cold from the hot plate area and heat from the cold plate area.
  • process chamber 100 is an RTP chamber, such as those used in thermal anneals, dopant diffusion, thermal oxidation, nitridation, chemical vapor deposition, and similar processes.
  • Process chamber 100 has a small interior cavity. The small process chamber volume allows chamber 100 to be made smaller, and as a result, the overall system may be made more compact, requiring less clean room floor space.
  • a robot wafer loader such as disclosed in U.S. Pat. No. 6,345,150, is used to transfer wafers into and out of the process chamber, multiple chambers can be vertically stacked, e.g., directly over each other, to minimize floor space occupied by the system.
  • Such a robot wafer loader can be moved up and down, rotated, and extended to retrieve wafers from a storage container, such as a FOUP, and transfer the wafer into the process chamber.
  • FIG. 4 is a top view of a portion of a semiconductor wafer processing system 400 , which includes process chamber 100 , FOUPs 402 and 404 , and a transfer station 406 .
  • FOUP 402 or 404 can be accessed by a transport mechanism (not shown), which moves wafers from a FOUP to transfer station 406 or process chamber 100 .
  • the transport mechanism can be a robot that can be rotated and raised up and down with an extendable arm to move the wafer to a desired destination.
  • the operation and functions performed by a transport mechanism and FOUPs are generally well known and understood by those of ordinary skill in the art.
  • the transport mechanism may include a robot arm and an end-effector, each of which may be made of a heat resistant material such as quartz, for picking-up and placing wafers 112 .
  • the end-effector can be fixedly attached to an attachment block on the end of the robot arm, which accepts a variety of end-effectors.
  • the robot arm can be made of multi-linkages capable of performing an S-motion or snake motion.
  • the S-motion allows the robot to be positioned in a fixed location of process system 400 , while the robot arm is capable of accessing each module of the process system.
  • the S-motion is not needed.
  • the transport mechanism may also function to flip wafer 112 before insertion into process chamber 100 . This enables both sides of a wafer to be processed within the process chamber.
  • FIG. 5 is a flow chart showing one embodiment of the present invention for use with the process chamber of FIGS. 1-4 .
  • the wafer transport is rotated within the process chamber so that a first one of the two arms of the wafer transport is parallel to a side wall (or perpendicular to the wall with the opening) and the second arm is between the hot plates and the cold plates.
  • the wafer can be inserted onto the wafer transport, and the cold and hot zones are separated from each other.
  • the wafer is inserted, such as from a FOUP, into the process chamber and onto the wafer support attached to the wafer transport in operation 502 . In this position, the wafer is between two cold plates, where it is cooled, as needed, in operation 504 .
  • the wafer transport is then rotated, in operation 506 , 90° so that the wafer is removed from the cold plates and moved between the two hot plates.
  • the first arm separates the cold plates and the hot plates, while the second arm is close to and parallel to the side wall.
  • the wafer is then rapidly heated between the two hot plates in operation 508 .
  • the wafer is processed in operation 510 .
  • the wafer transport is rotated back 90°, where the wafer is moved between the cold plates. If, as determined in operation 514 , additional processing is required, the wafer transport is rotated 90° in operation 506 to place the wafer between the hot plates for heating of the wafer in operation 508 . However, if processing is complete, the wafer is removed from the process chamber in operation 516 .
  • the present invention enables the rapid thermal processing of a wafer using a simpler and smaller system.
  • process chamber 100 can be stacked, as shown in FIG. 6 , to form a multi-wafer process system 600 . While FIG. 6 shows just two stacked chambers, any number of chambers can be stacked as desired within system constraints.
  • System 100 includes four cold plates 602 and four hot plates 604 , capable of processing two wafers simultaneously. Each process chamber 100 has its own opening for inserting and removing the wafer form the individual chambers.
  • FIG. 7 shows yet another embodiment in which more than two cold plates and more than two hot plates are stacked within a single process chamber 700 .
  • Process chamber 700 is shown with six stacked cold plates 702 and six stacked hot plates 704 , capable of processing five wafers at a time.
  • This embodiment enables wafers to be heated and cooled with less hot and cold plates than the system of FIG. 6 .
  • a single opening 706 allows wafers to be inserted and moved from chamber 700 . Because of the increased height of the chamber, the transport mechanism will have to have a higher range of vertical motion in order to load wafers between any two adjacent cold plates 702 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

A process chamber includes an opening, two or more stacked cold plates adjacent the opening, two or more stacked hot plates adjacent the cold plates, and a rotatable wafer transport capable of moving a wafer between the cold plates and between the hot plates for processing of the wafer. The wafer can be rapidly heated while between the hot plates. The wafer transport has perpendicular walls about a pivot such that when the wafer is between the cold plates or between the hot plates, one of the walls separates the cold and hot portions, thereby increasing the efficiency of cooling and heating.

Description

    CROSS REFERENCE TO RELATED APPLICATIONS
  • This application is a divisional of U.S. patent application Ser. No. 11/144,359, filed Jun. 3, 2005, which is herein incorporated by references for all purposes.
  • BACKGROUND
  • 1. Field of the Invention
  • The present invention relates generally to semiconductor wafer processing systems, and more particularly to such systems for the transfer of semiconductor wafers to a processing chamber.
  • 2. Related Art
  • High temperature processing of silicon wafers is important for manufacturing modern microelectronics devices. Such processes, including silicide formation, implant anneals, oxidation, diffusion drive-in and chemical vapor deposition (CVD), may be performed at high temperatures using conventional thermal processing techniques. Furthermore, many microelectronics circuits require feature sizes smaller than one micron and junction depths less than a few hundred angstroms. In order to limit both the lateral and downward diffusion of dopants, as well as to provide a greater degree of control during processing, it is desirable to minimize the duration of high temperature processing.
  • Semiconductor wafers, flat panel displays, and other similar substrates typically have numerous material layers deposited thereon during device fabrication. Some commonly deposited layers (e.g., spin-on glass (SOG) films) may contain contaminants, defects or undesirable microstructures that can be reduced or removed by heating or “annealing” the substrate at an appropriate temperature for an appropriate time. Other deposited layers (e.g., copper films) may have properties that undesirably change over time or “self-anneal”, resulting in unpredictable deposited layer properties (e.g., unpredictable resistivity, stress, grain size, and hardness). As with contaminants, defects, and undesirable microstructures, deposited layer properties often can be stabilized by a controlled annealing step. Following the annealing step, the substrate preferably is rapidly cooled to stop the annealing process, and so that other processes can be performed on the substrate, in order to increase throughput.
  • Conventionally, annealing is performed within a quartz furnace that must be slowly pre-heated, such as by lamps, to a desired annealing temperature, or within a rapid thermal process (RTP) system that can be rapidly heated to a desired annealing temperature. Unfortunately, conventional lamp-based RTP systems have considerable drawbacks with regard to uniform temperature distribution. One alternative to lamp-based RTP systems is to use a hot plate annealing to heat the wafer. Such systems are disclosed in commonly-owned U.S. Pat. Nos. 6,809,035 and 6,345,150, both of which are incorporated by reference in their entirety. These systems use a hot plate, which can be heated by heating elements on or adjacent to the plate or plates, positioned below and/or above the wafer. The hot plate enables the wafer to be quickly brought to a desired temperature, such as for annealing.
  • Thereafter, an annealed substrate is transferred to a separate cooling module that conventionally employs a cooled substrate support and is slightly backfilled with a gas such as helium to enhance thermal conduction. The separate cooling module increases equipment cost and complexity, as well as equipment footprint, and decreases substrate throughput by requiring undesirable substrate transfer time between the heating and cooling systems. Other conventional processing systems have a cooling mechanism within the same chamber as the hot plate, as opposed to in a separate module. Cooling down a heated chamber or heating up a cooled chamber requires additional energy and time.
  • Accordingly, it is desirable to have a system capable of heating or cooling a wafer for RTP or other processes without disadvantages of conventional systems, discussed above.
  • SUMMARY
  • According to one aspect of the present invention, a process chamber includes at least two stacked cold plates and at least two adjacent stacked hot plates. A rotatable wafer transport pivots about a point between the hot plates and the cold plates located near a side of the process chamber. The wafer transport comprises two walls connected to the pivot point and perpendicular to each other and a wafer support extending from at least one of the walls to support a wafer thereon. The wafer support is positioned such that the wafer can be placed between the two cold plates or the two hot plates for cooling or heating, respectively.
  • In one aspect of the invention, a wafer is inserted into the process chamber and onto the wafer transport, such as by a robot. The wafer transport is positioned such that the wafer is between two cold plates, with one of the transport walls separating the cold plates from the hot plates. Once a desired temperature is achieved, such as measured by thermocouples attached to the wafer transport, the wafer transport is rotated 90°. As a result, the wafer is moved from in between the cold plates to in between the hot plates and one of the walls of the transport again separating the hot plates from the cold plates. The wafer can then be rapidly heated by the hot plates to the desired processing temperature. When processing is completed, the wafer transport is rotated back 90° to move the wafer between the two cold plates for cooling. The wafer can then be removed from the chamber or rotated back to the hot plates for additional processing.
  • The process chamber having two adjacently stacked cold and hot plates can be themselves stacked to create a low cost, simple vertical multi-wafer processing system having a small footprint. In another embodiment, N stacked cold plates and N stacked hot plates can be adjacently placed into a single process chamber so that N−1 wafers can be heated and cooled simultaneously, where N is greater than two.
  • Advantages of the present invention include more efficient cooling and heating of the wafer since the heating area and the cooling area within the process chamber are separated by walls on the wafer transport. Because the cool environment from the cold plates is not completely open with the heated environment from the hot plates, it takes less time and energy to heat and cool the wafer. Further, since the cooling mechanism is in the same process chamber as the heating mechanism, a simpler process chamber is possible.
  • These and other features and advantages of the present invention will be more readily apparent from the detailed description of the preferred embodiments set forth below taken in conjunction with the accompanying drawings.
  • BRIEF DESCRIPTION OF THE FIGURES
  • FIGS. 1A and 1B show side and top views, respectively, of a process chamber according to one embodiment of the invention;
  • FIG. 2 is a side view of one of the walls of the wafer transport used in the process chamber of FIGS. 1A and 1B according to one embodiment;
  • FIGS. 3A-3D are top views showing the operation of the process chamber of FIGS. 1A and 1B according to one embodiment;
  • FIG. 4 is a top view of a portion of a semiconductor wafer processing system according to one embodiment;
  • FIG. 5 is a flow chart showing one embodiment of the present invention for use with the process chamber of FIGS. 1-4;
  • FIG. 6 is a side view of a multi-wafer process system with stacked chambers according to one embodiment; and
  • FIG. 7 is a side view of a multi-wafer process system with stacked plates according to one embodiment.
  • Like element numbers in different figures represent the same or similar elements.
  • DETAILED DESCRIPTION
  • FIGS. 1A and 1B show side and top views, respectively, of a process chamber 100 according to one embodiment of the invention. Referring to FIG. 1A, chamber 100 includes two stacked cold plates 102 on one side and two stacked hot plates 104 on the other side. A rotatable wafer transport 106 is rotatable about a pivot or axis 108 between cold plates 102 and hot plates 104. Wafer transport 106 includes a wafer support 110 for holding a wafer 112, where the wafer that can be rotated between cold plates 102 and between hot plates 104. When wafer 112 is between cold plates 102, the wafer is cooled. When wafer 112 is rotated between hot plates 104, the wafer is heated to a desired temperature, such as for RTP or annealing. Chamber 100 includes an opening 114 to enable the wafer to be placed into and removed from chamber 100. Once the wafer is either inserted or removed from the chamber, the opening can be sealed, as is known in the art with conventional mechanisms.
  • Opening 114 of chamber 100 may be a relatively small opening, but with a width large enough to accommodate a wafer of between about 0.5 to 2 mm thick and up to 300 mm in diameter and enable a robot arm or other wafer transfer mechanism to enter and maneuver. In one embodiment, the height of opening 114 is no greater than between about 15 mm and 40 mm, preferably, no greater than 20 mm. The relatively small opening size helps to reduce cold and/or heat loss from process chamber 100. In addition, the small opening size keeps down the number of particles entering process chamber 100 and allows for easier maintenance of the isothermal temperature environment.
  • Referring now to FIG. 1B, wafer transport 106 includes perpendicular walls 116 extending from axis 108. Opening 114 allows the wafer to be placed onto wafer support 110, which in this embodiment is two parallel rods or beams 118 connected to arms 120 extending from one of walls 116. Other suitable wafer supports can also be used, such as a grid of thin intersecting beams with protruding pin supports to minimize the amount of contact on the wafer surface. One or more supports may include a thermocouple or other temperature sensing device embedded therein to monitor the temperature of the wafer. In one embodiment, the rods or beams are made of a conductive or non-insulating material, which results in quicker heating and cooling of the wafer. Walls 116 extend to the edges of the chamber and are made of an insulating material in one embodiment. Walls 116 are also short enough to fit between two hot or cold plates and may include multiple segments, such as segments between the plates, above the plates, and below the plates.
  • FIG. 2 is a side view of showing one of walls 116 according to one embodiment having three segments 200, 202, and 204 extending from axis 108. The wafer is located on the wafer support attached to middle segment 202. Lower segment 200 is located below the lower cold and hot plates, and the upper segment 204 is located above the upper cold and hot plates. Thus, the gaps between segments 200 and 202 and between segments 202 and 204 are such that the cold and hot plates are able to rotate in and out between them.
  • FIGS. 3A-3D are top views showing the operation of process chamber 100 according to one embodiment. Note that FIGS. 3A to 3D do not show the hot and cold plates for ease of illustration. In FIG. 3A, wafer 112 is inserted into chamber 100 and onto wafer support 110 through opening 114. Wafer 112 can be loaded from a wafer container, such as a Front Opening Unified Pod (FOUP), a loading station, or other suitable location or component. A robot or other transfer mechanism can be used to retrieve the wafer and insert it onto wafer support 110. In this position, wafer 112 is located directly between the two cold plates. Depending on the temperature of the cold plates and the amount of time the wafer is between the cold plates, wafer 112 can be cooled down to a desired temperature. Next, in FIG. 3B, wafer transport 106 is rotated about axis 108, such as with an external motor, to move wafer 112 away from the cold plates and toward the hot plates. In FIG. 3C, wafer transport 106 has been rotated 90° so that wafer 112 is now completely between the two hot plates. Hot plates then heat wafer 112 to a desired temperature for processing. After processing, wafer transport 106 is rotated 90° back toward the cold plates. Once the wafer is cooled to a desired temperature, the wafer is removed from process chamber 100, as shown in FIG. 3D, or transferred back onto the hot plate for additional processing.
  • Hot plate 104 may have a large mass relative to wafer 112 and may be fabricated from a material, such as silicon carbide, quartz, inconel, aluminum, steel, or any other material that will not react at high processing temperatures with any ambient gases or with wafer 112. Hot plate 104 may be formed into any geometric shape, preferably a shape which resembles that of the wafer, e.g., a circular plate. In one embodiment, the hot plate is circular with a radius slightly larger than the largest wafer to be processed, e.g., a 300 mm wafer.
  • Hot plate 104 can include heating elements to control the temperature of the hot plate. In one embodiment, at least one heat source is located on a periphery of hot plate 104. The heat source may be a resistive heating element or other conductive/radiant heat source, which can be made to contact a peripheral portion of hot plate 104 or is embedded within hot plate 104. The resistive heating element may be made of any high temperature rated material, such as a suitable resistively heatable wire, which is made from a high mass material for increased thermal response and high temperature stability, such as SiC, SiC coated graphite, graphite, AlCr, AlNi and other alloys. The temperature of hot plate 104 may be controllable to provide a variable temperature depending on the application, e.g., between about 50° C. and about 1500° C., preferably between about 100° C. and about 1200° C.
  • Cold plate 102 can be of similar shape as hot plate 104, i.e., circular with a slightly larger diameter than the largest wafer. Cold plate 102 may include individual cooling elements, such as electrical, liquid, or gas cooling components. For example, cold plate 102 can include a plurality of gas ports in the cold plate to provide a cooling gas to the wafer, where the cooling gas is supplied from an external gas source. The gas source can be tunable to selectively supply one or more gases to the plurality of holes in the cold plate, where the amount of gas supplied to the cold plate is controlled by the controller based in part on the desired temperature of the wafer or cold plate.
  • As seen from FIGS. 3A, 3C, and 3D, when wafer 112 is between the cold plates (FIGS. 3A and 3D), wall 116 separates the cold plates and the hot plates, resulting in a more efficient cooling of the wafer since the amount of heat from the hot plates is kept away from the cold plates. Similarly, heating is also more efficient, since during heating (FIG. 3C), wall 116 again separates the hot plates from the cold plates, thereby reducing the amount of cold entering the heating area. Walls made of a non-conductive material or insulating material helps keep the cold from the hot plate area and heat from the cold plate area.
  • In accordance with one embodiment of the invention, process chamber 100 is an RTP chamber, such as those used in thermal anneals, dopant diffusion, thermal oxidation, nitridation, chemical vapor deposition, and similar processes. Process chamber 100 has a small interior cavity. The small process chamber volume allows chamber 100 to be made smaller, and as a result, the overall system may be made more compact, requiring less clean room floor space. If a robot wafer loader, such as disclosed in U.S. Pat. No. 6,345,150, is used to transfer wafers into and out of the process chamber, multiple chambers can be vertically stacked, e.g., directly over each other, to minimize floor space occupied by the system. Such a robot wafer loader can be moved up and down, rotated, and extended to retrieve wafers from a storage container, such as a FOUP, and transfer the wafer into the process chamber.
  • FIG. 4 is a top view of a portion of a semiconductor wafer processing system 400, which includes process chamber 100, FOUPs 402 and 404, and a transfer station 406. FOUP 402 or 404 can be accessed by a transport mechanism (not shown), which moves wafers from a FOUP to transfer station 406 or process chamber 100. The transport mechanism can be a robot that can be rotated and raised up and down with an extendable arm to move the wafer to a desired destination. The operation and functions performed by a transport mechanism and FOUPs are generally well known and understood by those of ordinary skill in the art. For example, the transport mechanism may include a robot arm and an end-effector, each of which may be made of a heat resistant material such as quartz, for picking-up and placing wafers 112. The end-effector can be fixedly attached to an attachment block on the end of the robot arm, which accepts a variety of end-effectors. For example, for a 3-axis robot, the robot arm can be made of multi-linkages capable of performing an S-motion or snake motion. The S-motion allows the robot to be positioned in a fixed location of process system 400, while the robot arm is capable of accessing each module of the process system. For other types of robots, such as a 4-axis robot, the S-motion is not needed. Those skilled in the art will realize appropriate constructions of robots, based on the type of robot. The transport mechanism may also function to flip wafer 112 before insertion into process chamber 100. This enables both sides of a wafer to be processed within the process chamber.
  • FIG. 5 is a flow chart showing one embodiment of the present invention for use with the process chamber of FIGS. 1-4. In operation 500, the wafer transport is rotated within the process chamber so that a first one of the two arms of the wafer transport is parallel to a side wall (or perpendicular to the wall with the opening) and the second arm is between the hot plates and the cold plates. In this position, the wafer can be inserted onto the wafer transport, and the cold and hot zones are separated from each other. Next, the wafer is inserted, such as from a FOUP, into the process chamber and onto the wafer support attached to the wafer transport in operation 502. In this position, the wafer is between two cold plates, where it is cooled, as needed, in operation 504. The wafer transport is then rotated, in operation 506, 90° so that the wafer is removed from the cold plates and moved between the two hot plates. After the 90° rotation, the first arm separates the cold plates and the hot plates, while the second arm is close to and parallel to the side wall. The wafer is then rapidly heated between the two hot plates in operation 508.
  • After the wafer has attained the desired temperature, the wafer is processed in operation 510. Next, in operation 512, the wafer transport is rotated back 90°, where the wafer is moved between the cold plates. If, as determined in operation 514, additional processing is required, the wafer transport is rotated 90° in operation 506 to place the wafer between the hot plates for heating of the wafer in operation 508. However, if processing is complete, the wafer is removed from the process chamber in operation 516. Thus, the present invention enables the rapid thermal processing of a wafer using a simpler and smaller system.
  • In another embodiment, process chamber 100 can be stacked, as shown in FIG. 6, to form a multi-wafer process system 600. While FIG. 6 shows just two stacked chambers, any number of chambers can be stacked as desired within system constraints. System 100 includes four cold plates 602 and four hot plates 604, capable of processing two wafers simultaneously. Each process chamber 100 has its own opening for inserting and removing the wafer form the individual chambers.
  • FIG. 7 shows yet another embodiment in which more than two cold plates and more than two hot plates are stacked within a single process chamber 700. Process chamber 700 is shown with six stacked cold plates 702 and six stacked hot plates 704, capable of processing five wafers at a time. This embodiment enables wafers to be heated and cooled with less hot and cold plates than the system of FIG. 6. A single opening 706 allows wafers to be inserted and moved from chamber 700. Because of the increased height of the chamber, the transport mechanism will have to have a higher range of vertical motion in order to load wafers between any two adjacent cold plates 702.
  • Having thus described embodiments of the present invention, persons of ordinary skill in the art will recognize that changes may be made in form and detail without departing from the scope of the invention. Thus the invention is limited only by the following claims.

Claims (3)

1. A wafer annealing system, comprising:
a process chamber having an opening for inserting and removing a wafer;
a plurality of stacked hot plates;
a plurality of stacked cold plates between the opening and the stacked hot plates; and
a rotatable wafer transport having a pivot between the hot plates and the cold plates and a wafer support for holding the wafer, wherein the wafer transport is configured to rotate the wafer between adjacent cold plates for cooling and between adjacent hot plates for heating.
2. The system of claim 1, wherein the wafer transport further comprises a first wall extending from the pivot and a second wall extending from the pivot, wherein the first and second walls form a 90° angle from the pivot.
3. The system of claim 2, wherein the wafer support is coupled to the first wall.
US11/674,048 2005-06-03 2007-02-12 Stacked annealing system Abandoned US20070127898A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/674,048 US20070127898A1 (en) 2005-06-03 2007-02-12 Stacked annealing system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/144,359 US7194199B2 (en) 2005-06-03 2005-06-03 Stacked annealing system
US11/674,048 US20070127898A1 (en) 2005-06-03 2007-02-12 Stacked annealing system

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/144,359 Division US7194199B2 (en) 2005-06-03 2005-06-03 Stacked annealing system

Publications (1)

Publication Number Publication Date
US20070127898A1 true US20070127898A1 (en) 2007-06-07

Family

ID=37563629

Family Applications (3)

Application Number Title Priority Date Filing Date
US11/144,359 Expired - Fee Related US7194199B2 (en) 2005-06-03 2005-06-03 Stacked annealing system
US11/674,056 Abandoned US20070128890A1 (en) 2005-06-03 2007-02-12 Stacked annealing system
US11/674,048 Abandoned US20070127898A1 (en) 2005-06-03 2007-02-12 Stacked annealing system

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US11/144,359 Expired - Fee Related US7194199B2 (en) 2005-06-03 2005-06-03 Stacked annealing system
US11/674,056 Abandoned US20070128890A1 (en) 2005-06-03 2007-02-12 Stacked annealing system

Country Status (5)

Country Link
US (3) US7194199B2 (en)
JP (1) JP2006344949A (en)
KR (1) KR100778958B1 (en)
DE (1) DE102006025843B4 (en)
NL (1) NL1031912C2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108346598A (en) * 2018-01-03 2018-07-31 佛山杰致信息科技有限公司 One kind being used for the cured heating device of Electronic Packaging

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7194199B2 (en) * 2005-06-03 2007-03-20 Wafermasters, Inc. Stacked annealing system
US8052419B1 (en) 2007-11-08 2011-11-08 Novellus Systems, Inc. Closed loop temperature heat up and control utilizing wafer-to-heater pedestal gap modulation
TWI472882B (en) * 2008-05-06 2015-02-11 Novellus Systems Inc Photoresist stripping method and apparatus
US8371567B2 (en) 2011-04-13 2013-02-12 Novellus Systems, Inc. Pedestal covers
KR20140119726A (en) 2012-01-06 2014-10-10 노벨러스 시스템즈, 인코포레이티드 Adaptive heat transfer methods and systems for uniform heat transfer
DE102012202099A1 (en) * 2012-02-13 2013-08-14 Siltronic Ag Method of cooling slices of semiconductor material
JP2014033042A (en) * 2012-08-02 2014-02-20 Tokyo Electron Ltd Thermal treatment device, thermal treatment method, program, and computer storage medium
KR102117599B1 (en) * 2012-08-02 2020-06-01 도쿄엘렉트론가부시키가이샤 Heat treatment device, heat treatment method and computer storage medium
US9245767B2 (en) * 2013-09-12 2016-01-26 Applied Materials, Inc. Anneal module for semiconductor wafers
US10319905B2 (en) 2014-01-24 2019-06-11 Tokyo Electron Limited Method and system for performing post-etch annealing of a workpiece
US10347547B2 (en) 2016-08-09 2019-07-09 Lam Research Corporation Suppressing interfacial reactions by varying the wafer temperature throughout deposition
CN109860071B (en) * 2017-11-30 2021-03-26 上海新昇半导体科技有限公司 Rapid thermal processing apparatus and method
US10787739B2 (en) * 2018-10-29 2020-09-29 Applied Materials, Inc. Spatial wafer processing with improved temperature uniformity
CN114783908B (en) * 2022-03-30 2022-10-04 深圳市冠禹半导体有限公司 Heat treatment device for semiconductor device

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5947675A (en) * 1996-11-13 1999-09-07 Tokyo Electron Limited Cassette transfer mechanism
US6198074B1 (en) * 1996-09-06 2001-03-06 Mattson Technology, Inc. System and method for rapid thermal processing with transitional heater
US20020123236A1 (en) * 2001-01-30 2002-09-05 Tokyo Electron Limited Heat treatment apparatus and method
US6575739B1 (en) * 2002-04-15 2003-06-10 Wafermasters, Inc. Configurable wafer furnace
US20040020601A1 (en) * 2000-02-10 2004-02-05 Applied Materials, Inc. Process and an integrated tool for low k dielectric deposition including a pecvd capping module
US7194199B2 (en) * 2005-06-03 2007-03-20 Wafermasters, Inc. Stacked annealing system

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4169007A (en) * 1977-10-26 1979-09-25 Flynn Drying System, Inc. Dryer-cooling machine for producing corrugated doubleface corrugated board
JPH01211939A (en) * 1988-02-18 1989-08-25 Nec Kyushu Ltd Ion-implantation device
US6095083A (en) * 1991-06-27 2000-08-01 Applied Materiels, Inc. Vacuum processing chamber having multi-mode access
JP3380988B2 (en) * 1993-04-21 2003-02-24 東京エレクトロン株式会社 Heat treatment equipment
US5802856A (en) * 1996-07-31 1998-09-08 Stanford University Multizone bake/chill thermal cycling module
TW383414B (en) * 1997-03-05 2000-03-01 Tokyo Electron Ltd Photoresist agent processing method and photoresist agent processing system and evaluation method and processing apparatus for photoresist agent film
JPH1131642A (en) 1997-07-14 1999-02-02 Dainippon Screen Mfg Co Ltd Substrate treatment apparatus and fixation method therefor
US6018616A (en) * 1998-02-23 2000-01-25 Applied Materials, Inc. Thermal cycling module and process using radiant heat
US6359264B1 (en) * 1998-03-11 2002-03-19 Applied Materials, Inc. Thermal cycling module
US6228171B1 (en) 1999-01-29 2001-05-08 Tokyo Electron Ltd. Heat processing apparatus
US6353209B1 (en) * 1999-03-04 2002-03-05 Board Of Trustees Of The Leland Stanford Junior University Temperature processing module
US6345150B1 (en) * 1999-11-30 2002-02-05 Wafermasters, Inc. Single wafer annealing oven
US6500737B1 (en) * 2000-06-08 2002-12-31 Wafermasters, Inc. System and method for providing defect free rapid thermal processing
NL1018086C2 (en) * 2001-05-16 2002-11-26 Asm Int Method and device for the thermal treatment of substrates.
JP3916040B2 (en) * 2001-07-25 2007-05-16 東京エレクトロン株式会社 Reaction tube and heat treatment equipment
US6809035B2 (en) * 2002-08-02 2004-10-26 Wafermasters, Inc. Hot plate annealing
KR100481548B1 (en) * 2003-02-04 2005-04-08 동부아남반도체 주식회사 Cooldown chamber of a rapid thermal processing apparatus
JP2005019725A (en) * 2003-06-26 2005-01-20 Shinku Jikkenshitsu:Kk Annealing device and annealing method

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6198074B1 (en) * 1996-09-06 2001-03-06 Mattson Technology, Inc. System and method for rapid thermal processing with transitional heater
US5947675A (en) * 1996-11-13 1999-09-07 Tokyo Electron Limited Cassette transfer mechanism
US20040020601A1 (en) * 2000-02-10 2004-02-05 Applied Materials, Inc. Process and an integrated tool for low k dielectric deposition including a pecvd capping module
US20020123236A1 (en) * 2001-01-30 2002-09-05 Tokyo Electron Limited Heat treatment apparatus and method
US6575739B1 (en) * 2002-04-15 2003-06-10 Wafermasters, Inc. Configurable wafer furnace
US7194199B2 (en) * 2005-06-03 2007-03-20 Wafermasters, Inc. Stacked annealing system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108346598A (en) * 2018-01-03 2018-07-31 佛山杰致信息科技有限公司 One kind being used for the cured heating device of Electronic Packaging

Also Published As

Publication number Publication date
US7194199B2 (en) 2007-03-20
KR20060126395A (en) 2006-12-07
NL1031912C2 (en) 2008-11-11
JP2006344949A (en) 2006-12-21
KR100778958B1 (en) 2007-11-22
DE102006025843A1 (en) 2007-01-18
NL1031912A1 (en) 2006-12-05
DE102006025843B4 (en) 2008-09-04
US20060291830A1 (en) 2006-12-28
US20070128890A1 (en) 2007-06-07

Similar Documents

Publication Publication Date Title
US7194199B2 (en) Stacked annealing system
US6108937A (en) Method of cooling wafers
US6780251B2 (en) Substrate processing apparatus and method for fabricating semiconductor device
US5674786A (en) Method of heating and cooling large area glass substrates
US6558509B2 (en) Dual wafer load lock
TWI335618B (en) Substrate processing apparatus using a batch processing chamber
JP3578402B2 (en) Wafer processing system and wafer processing method
US7371998B2 (en) Thermal wafer processor
KR100658235B1 (en) Method of coating and annealing large area glass substrates
CN1682360B (en) Heat treatment device, process for fabricating semiconductor device and process for producing substrate
WO2000068625A1 (en) End-effector with integrated cooling mechanism
US20020102859A1 (en) Method for ultra thin film formation
WO2020159729A1 (en) Temperature-controllable process chambers, electronic device processing systems, and manufacturing methods
US6957690B1 (en) Apparatus for thermal treatment of substrates
JP4700300B2 (en) Heat treatment equipment
JP2004335684A (en) Heat treatment apparatus
JPH1050802A (en) Substrate processor
EP2087512B1 (en) Automation for high throughput semiconductor batch-wafer processing equipment

Legal Events

Date Code Title Description
AS Assignment

Owner name: WAFERMASTERS, INCORPORATED, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:YOO, WOO SIK;REEL/FRAME:018882/0303

Effective date: 20050603

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION