US20070053226A1 - Peripheral voltage generator - Google Patents
Peripheral voltage generator Download PDFInfo
- Publication number
- US20070053226A1 US20070053226A1 US11/302,337 US30233705A US2007053226A1 US 20070053226 A1 US20070053226 A1 US 20070053226A1 US 30233705 A US30233705 A US 30233705A US 2007053226 A1 US2007053226 A1 US 2007053226A1
- Authority
- US
- United States
- Prior art keywords
- peripheral
- voltage
- level
- deep
- power down
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/143—Detection of memory cassette insertion or removal; Continuity checks of supply or ground lines; Detection of supply variations, interruptions or levels ; Switching between alternative supplies
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
- G11C11/40615—Internal triggering or timing of refresh, e.g. hidden refresh, self refresh, pseudo-SRAMs
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4074—Power supply or voltage generation circuits, e.g. bias voltage generators, substrate voltage generators, back-up power, power control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/401—Indexing scheme relating to cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C2211/406—Refreshing of dynamic cells
- G11C2211/4067—Refresh in standby or low power modes
Definitions
- the present invention relates to a semiconductor memory device; and, more particularly, to a peripheral voltage generator for reducing an operating current by generating a peripheral voltage within a mobile synchronous dynamic random access memory and a current used in a deep-power down mode and a self refresh mode to thereby enhance an operational characteristic.
- a semiconductor memory device includes a plurality of memory cells, a plurality of sense amplifiers for driving the memory cells, and a plurality of address control blocks for operating row control blocks and the sense amplifiers in an exact order.
- the semiconductor memory device In a normal operation, the semiconductor memory device generates necessary signals by simultaneously operating the row control blocks and the address control blocks according to a command and an address signal inputted from an external system. Specific sense amplifier arrays are operated according to a combination of the command and the address signals. Then, data are written to memory cells connected to the sense amplifiers, or data are read out to the chip.
- a nonvolatile memory cell consisting of one transistor and one capacitor
- data is stored in the capacitor.
- a leakage current is generated due to characteristics of the capacitor.
- a refresh operation is performed to restore the stored data at regular intervals.
- an auto-refresh mode is a mode that performs a refresh operation during the normal operation.
- the semiconductor memory device When a system is idle for a long time, the semiconductor memory device often maintains a specific state in which the system performs only a minimum operation so as to reduce a power consumption. At this point, a refresh operation is necessary for correctly retaining the data in the memory cell. In this case, a self-refresh operation is performed.
- This refresh operation is basically identical to a row active, which is a precharge operation in the normal operation of the semiconductor memory device. That is, the refresh operation is achieved by a series of operations, including the steps of amplifying data stored in the memory cell through an amplifier, and rewriting the amplified data in the memory cell.
- the refresh operation has to be performed at regular intervals without commands inputted from the external system. Therefore, the self-refresh operation is independently performed within the chip.
- the self-refresh operation is not an operation that performs the refresh operation by external commands, but an operation that performs the refresh operation by generating necessary commands within the chip at regular periods or when a predetermined condition is satisfied.
- an operating voltage of an existing SDRAM also decreases from 3.3V or 2.5V to 1.8V or 1.5.
- a data rate or operating frequency of the chip needs to be maintained at the equal levels.
- peripheral circuits of the DRAM use an external voltage without generating any separate internal voltage. Accordingly, there is an increasing demand for the semiconductor memory device that can minimize an amount of a standby current and an amount of a current used in a deep-power down mode or self-refresh mode.
- an object of the present invention to provide a peripheral voltage generator that can supply a peripheral voltage equal to an external power supply voltage in a normal operation mode, supply the peripheral voltage lower than the external power supply voltage in a self-refresh mode, and supply the peripheral voltage of a ground voltage in a deep-power down mode, thereby reducing a current used in the deep-power down mode and self refresh mode.
- a peripheral voltage generator including: a reference voltage generating unit for generating a peripheral reference voltage having a different level in response to an enable signal and a self-refresh signal; a comparing unit for comparing the peripheral reference voltage with a peripheral driving voltage to thereby output a peripheral voltage control signal based on the comparison result; and a peripheral voltage control unit for generating the peripheral driving voltage having a first peripheral level in response to the peripheral voltage control signal.
- a semiconductor memory device for supplying a peripheral driving voltage to peripheral blocks including: a reference voltage generating unit for generating a peripheral reference voltage having a different level in response to an enable signal and a self-refresh signal; a comparing unit for comparing the peripheral reference voltage with a peripheral driving voltage to thereby output a peripheral voltage control signal based on the comparison result; and a peripheral voltage control unit for generating the peripheral driving voltage having a first peripheral level in response to the peripheral voltage control signal.
- FIG. 1 is a block diagram of a semiconductor memory device with a peripheral voltage generator in accordance with an embodiment of the present invention
- FIG. 2 is a circuit diagram of the peripheral voltage generator shown in FIG. 1 ;
- FIG. 3 is a timing diagram of the peripheral voltage generator shown in FIG. 1 .
- FIG. 1 is the block diagram of a semiconductor memory device with a peripheral voltage generator in accordance with an embodiment of the present invention.
- a semiconductor memory device includes a peripheral voltage generator 100 , a voltage generator 10 , a pad 20 , a state machine 30 , a core and X-hole 40 , a row controller 50 , a column selection controller 60 , and a column and data controller 70 .
- DPD deep-power down
- the deep-power down mode is controlled by a command inputted from an external. That is, the semiconductor memory device enters the deep-power down mode or exits from the deep-power down mode according to the command inputted through the pad 20 from the external.
- the peripheral voltage generator 100 is provided within the semiconductor memory device so as to generate a peripheral voltage (VPERI) as an operating voltage of the peripheral circuits.
- FIG. 2 is a circuit diagram of the peripheral voltage generator 100 in accordance with an embodiment of the present invention.
- the peripheral voltage generator 100 includes a reference voltage generator 110 , a comparator 120 , and a peripheral voltage controller 130 .
- the reference voltage generator 110 When an enable signal EN is activated, the reference voltage generator 110 generates a peripheral reference voltage VPERI_REF, a level of which corresponds to that of a normal operation mode. Also, when a self-refresh signal SREF is activated, the reference voltage generator 110 generates the peripheral reference voltage VPERI_REF, a level of which is lower than that in the normal operation mode by a predetermined voltage.
- the comparator 120 compares the peripheral reference voltage VPERI_REF with a peripheral voltage VPERIQ applied from the peripheral voltage controller 130 and then generates a peripheral voltage control signal VPERI_C. At this point, the comparator 120 is disabled when a deep-power down signal DPD is activated.
- the peripheral voltage generator 130 includes a peripheral driving unit 131 , a diode unit 132 , a shorting unit 133 and a deep-power down control unit 134 .
- the peripheral voltage driving unit 131 may be configured with a first PMOS transistor P 1 which is connected between a source voltage VDD supply and a node A, and has a gate receiving the peripheral voltage control signal VPERI_C.
- the diode unit 132 may be configured with a first NMOS transistor N 1 and a second NMOS transistor N 2 connected in series between the node A and a ground voltage VSS supply. Each of the first and second NMOS transistors N 1 and N 2 has a gate connected to its own source. The diode unit 132 outputs the peripheral voltage VPERIQ to the comparator 120 .
- the shorting unit 133 may be configured with a second PMOS transistor P 2 which is connected between the source voltage VDD supply and the node A, and has a gate receiving a deep-power down/self-refresh exit signal DPD_SREF_E.
- the deep-power down control unit 134 may be configured with a third NMOS transistor N 3 which is connected between the node A and the ground voltage VSS supply, and has a gate receiving the deep-power down signal DPD.
- the reference voltage generator 110 when the enable signal EN is activated, the reference voltage generator 110 generates the peripheral reference voltage VPERI_REF, the level of which corresponds to that of the normal operation mode. Then, when the self-refresh signal SREF is activated, the reference voltage generator 110 generates the peripheral reference voltage VPERI_REF, the level of which is lower than that in the normal operation mode by the predetermined voltage.
- the comparator 120 compares the peripheral reference voltage VPERI_REF with the peripheral voltage VPERIQ outputted from the diode unit 132 and then generates the peripheral voltage control signal VPERI_C. At this point, if the deep-power down signal DPD is activated in the deep-power down mode, the comparator 120 is disabled and the third NMOS transistor N 3 is turned on so that the peripheral voltage VPERI is outputted as a level of the ground voltage VSS.
- the reference voltage generator 110 When the self-refresh signal SREF changes from a low level to a high level in the self-refresh mode, the reference voltage generator 110 generates the peripheral reference voltage VPERI_REF, the level of which is lower than that in the normal operation mode by the predetermined voltage.
- the comparator 120 compares the peripheral reference voltage VPERI_REF with the peripheral voltage VPERIQ whose level is dropped by the diode unit 132 , and then outputs the peripheral voltage control signal VPERI_C as a low level. Accordingly, the first PMOS transistor P 1 is turned on to output the peripheral voltage VPERI as a peripheral voltage VPERI_SELF lower than the source voltage VDD supply.
- the deep-power down/self-refresh exit signal DPD_SREF_E is activated so that a low pulse is generated for a predetermined time. Accordingly, the second PMOS transistor P 2 is turned on. Therefore, an output node of the peripheral voltage VPERI is shorted with an external voltage VEXT supply or the source voltage VDD supply for a predetermined time. Consequently, a level of the peripheral voltage VPERI can be rapidly restored to a voltage level at which the normal operation is possible.
- a pulse width of the deep-power mode/self-refresh exit signal DPD_SREF_E is controlled differently. That is, in exiting the self-refresh mode, a voltage level to be restored is low because a voltage difference between the source voltage VDD and the peripheral voltage VPERI_SELF is not high. Accordingly, the pulse width of the deep-power down/self-refresh exit signal DPD_SREF_E is set to be narrow.
- the pulse width of the deep-power down/self-refresh exit signal DPD_SREF_E is set to be wide.
- the peripheral voltage VPERI having a voltage level equal to the source voltage VDD or the external voltage VEXT is generated.
- the peripheral voltage VPERI_SELF enabling the normal operation of the peripheral circuits as well as having a level lower than the source voltage VDD or the external voltage VEXT is generated.
- the peripheral voltage VPERI lower than the voltage VPERI_SELF or equal to the ground voltage VSS is outputted. Therefore, the current consumed in the self-refresh mode or the deep-power down mode can be reduced.
- the mobile SDRAM has to maintain a state in which the normal operation is possible within a predetermined time.
- the peripheral voltage VPERI can be set a voltage level at which the normal operation is possible within a sufficient time.
- the operating current can be reduced by generating the peripheral voltage VPERI within the mobile SDRAM. Also, the current used in the deep-power down mode or the self-refresh mode can be reduced.
- the operation characteristics can be enhanced by restoring the peripheral voltage to a level at which the normal operation is possible within a short time.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Dram (AREA)
Abstract
Description
- The present invention relates to a semiconductor memory device; and, more particularly, to a peripheral voltage generator for reducing an operating current by generating a peripheral voltage within a mobile synchronous dynamic random access memory and a current used in a deep-power down mode and a self refresh mode to thereby enhance an operational characteristic.
- In general, a semiconductor memory device includes a plurality of memory cells, a plurality of sense amplifiers for driving the memory cells, and a plurality of address control blocks for operating row control blocks and the sense amplifiers in an exact order.
- In a normal operation, the semiconductor memory device generates necessary signals by simultaneously operating the row control blocks and the address control blocks according to a command and an address signal inputted from an external system. Specific sense amplifier arrays are operated according to a combination of the command and the address signals. Then, data are written to memory cells connected to the sense amplifiers, or data are read out to the chip.
- In a nonvolatile memory cell consisting of one transistor and one capacitor, data is stored in the capacitor. At this point, a leakage current is generated due to characteristics of the capacitor. In order to retain the stored data for a long time, a refresh operation is performed to restore the stored data at regular intervals.
- Among the refresh operation modes, an auto-refresh mode is a mode that performs a refresh operation during the normal operation. When a system is idle for a long time, the semiconductor memory device often maintains a specific state in which the system performs only a minimum operation so as to reduce a power consumption. At this point, a refresh operation is necessary for correctly retaining the data in the memory cell. In this case, a self-refresh operation is performed.
- This refresh operation is basically identical to a row active, which is a precharge operation in the normal operation of the semiconductor memory device. That is, the refresh operation is achieved by a series of operations, including the steps of amplifying data stored in the memory cell through an amplifier, and rewriting the amplified data in the memory cell. In the case of the self-refresh operation, the refresh operation has to be performed at regular intervals without commands inputted from the external system. Therefore, the self-refresh operation is independently performed within the chip.
- In other words, the self-refresh operation is not an operation that performs the refresh operation by external commands, but an operation that performs the refresh operation by generating necessary commands within the chip at regular periods or when a predetermined condition is satisfied.
- Meanwhile, as the semiconductor device is integrated more highly, a gate length of a transistor is reduced and a threshold voltage is lowered. Consequently, there is a limitation in reducing a current consumption because of increasing an off leakage current of the transistor.
- Specifically, with an advance of a radio communication, it is important to develop a variety of contents and reduce power consumption in mobile products. For this purpose, an operating voltage of an existing SDRAM also decreases from 3.3V or 2.5V to 1.8V or 1.5. On the contrary, while reducing the operating voltage, a data rate or operating frequency of the chip needs to be maintained at the equal levels. Hence, peripheral circuits of the DRAM use an external voltage without generating any separate internal voltage. Accordingly, there is an increasing demand for the semiconductor memory device that can minimize an amount of a standby current and an amount of a current used in a deep-power down mode or self-refresh mode.
- It is, therefore, an object of the present invention to provide a peripheral voltage generator that can supply a peripheral voltage equal to an external power supply voltage in a normal operation mode, supply the peripheral voltage lower than the external power supply voltage in a self-refresh mode, and supply the peripheral voltage of a ground voltage in a deep-power down mode, thereby reducing a current used in the deep-power down mode and self refresh mode.
- It is another object of the present invention to provide a peripheral voltage generator that can restore the peripheral voltage to a level at which a normal operation is possible within a short time by shorting an output node of a peripheral voltage and a source voltage supply for a predetermined time when exiting the deep-power down mode or self-refresh mode, thereby enhancing the operation characteristics.
- In accordance with an aspect of the present invention, there is provided a peripheral voltage generator including: a reference voltage generating unit for generating a peripheral reference voltage having a different level in response to an enable signal and a self-refresh signal; a comparing unit for comparing the peripheral reference voltage with a peripheral driving voltage to thereby output a peripheral voltage control signal based on the comparison result; and a peripheral voltage control unit for generating the peripheral driving voltage having a first peripheral level in response to the peripheral voltage control signal.
- In accordance with another aspect of the present invention, there is provided a semiconductor memory device for supplying a peripheral driving voltage to peripheral blocks including: a reference voltage generating unit for generating a peripheral reference voltage having a different level in response to an enable signal and a self-refresh signal; a comparing unit for comparing the peripheral reference voltage with a peripheral driving voltage to thereby output a peripheral voltage control signal based on the comparison result; and a peripheral voltage control unit for generating the peripheral driving voltage having a first peripheral level in response to the peripheral voltage control signal.
- The above and other objects and features of the present invention will become apparent from the following description of the preferred embodiments given in conjunction with the accompanying drawings, in which:
-
FIG. 1 is a block diagram of a semiconductor memory device with a peripheral voltage generator in accordance with an embodiment of the present invention; -
FIG. 2 is a circuit diagram of the peripheral voltage generator shown inFIG. 1 ; and -
FIG. 3 is a timing diagram of the peripheral voltage generator shown inFIG. 1 . - Other objects and aspects of the invention will become apparent from the following description of the embodiments with reference to the accompanying drawings, which is set forth hereinafter.
-
FIG. 1 is the block diagram of a semiconductor memory device with a peripheral voltage generator in accordance with an embodiment of the present invention. - Referring to
FIG. 1 , a semiconductor memory device includes aperipheral voltage generator 100, avoltage generator 10, apad 20, astate machine 30, a core andX-hole 40, arow controller 50, acolumn selection controller 60, and a column anddata controller 70. - When the semiconductor memory device is in a standby state, unnecessary peripheral circuits are disabled so as to minimize the power consumption. Also, when the semiconductor memory device is in the standby state for a long time, it enters a deep-power down (DPD) mode that stops the operation of the peripheral circuits so as to reduce unnecessary power dissipated in the standby mode.
- The deep-power down mode is controlled by a command inputted from an external. That is, the semiconductor memory device enters the deep-power down mode or exits from the deep-power down mode according to the command inputted through the
pad 20 from the external. - In order to reduce the power consumption of the semiconductor memory device in the deep-power down (DPD) mode or a self-refresh (SREF) mode, the
peripheral voltage generator 100 is provided within the semiconductor memory device so as to generate a peripheral voltage (VPERI) as an operating voltage of the peripheral circuits. -
FIG. 2 is a circuit diagram of theperipheral voltage generator 100 in accordance with an embodiment of the present invention. - Referring to
FIG. 2 , theperipheral voltage generator 100 includes areference voltage generator 110, acomparator 120, and aperipheral voltage controller 130. - When an enable signal EN is activated, the
reference voltage generator 110 generates a peripheral reference voltage VPERI_REF, a level of which corresponds to that of a normal operation mode. Also, when a self-refresh signal SREF is activated, thereference voltage generator 110 generates the peripheral reference voltage VPERI_REF, a level of which is lower than that in the normal operation mode by a predetermined voltage. - The
comparator 120 compares the peripheral reference voltage VPERI_REF with a peripheral voltage VPERIQ applied from theperipheral voltage controller 130 and then generates a peripheral voltage control signal VPERI_C. At this point, thecomparator 120 is disabled when a deep-power down signal DPD is activated. - The
peripheral voltage generator 130 includes a peripheral driving unit 131, adiode unit 132, ashorting unit 133 and a deep-power downcontrol unit 134. - The peripheral voltage driving unit 131 may be configured with a first PMOS transistor P1 which is connected between a source voltage VDD supply and a node A, and has a gate receiving the peripheral voltage control signal VPERI_C. The
diode unit 132 may be configured with a first NMOS transistor N1 and a second NMOS transistor N2 connected in series between the node A and a ground voltage VSS supply. Each of the first and second NMOS transistors N1 and N2 has a gate connected to its own source. Thediode unit 132 outputs the peripheral voltage VPERIQ to thecomparator 120. - The shorting
unit 133 may be configured with a second PMOS transistor P2 which is connected between the source voltage VDD supply and the node A, and has a gate receiving a deep-power down/self-refresh exit signal DPD_SREF_E. - The deep-power down
control unit 134 may be configured with a third NMOS transistor N3 which is connected between the node A and the ground voltage VSS supply, and has a gate receiving the deep-power down signal DPD. - An operation of the semiconductor device in accordance with the present invention will be described below with reference to a timing diagram of
FIG. 3 . - First, when the enable signal EN is activated, the
reference voltage generator 110 generates the peripheral reference voltage VPERI_REF, the level of which corresponds to that of the normal operation mode. Then, when the self-refresh signal SREF is activated, thereference voltage generator 110 generates the peripheral reference voltage VPERI_REF, the level of which is lower than that in the normal operation mode by the predetermined voltage. - The
comparator 120 compares the peripheral reference voltage VPERI_REF with the peripheral voltage VPERIQ outputted from thediode unit 132 and then generates the peripheral voltage control signal VPERI_C. At this point, if the deep-power down signal DPD is activated in the deep-power down mode, thecomparator 120 is disabled and the third NMOS transistor N3 is turned on so that the peripheral voltage VPERI is outputted as a level of the ground voltage VSS. - When the self-refresh signal SREF changes from a low level to a high level in the self-refresh mode, the
reference voltage generator 110 generates the peripheral reference voltage VPERI_REF, the level of which is lower than that in the normal operation mode by the predetermined voltage. Thecomparator 120 compares the peripheral reference voltage VPERI_REF with the peripheral voltage VPERIQ whose level is dropped by thediode unit 132, and then outputs the peripheral voltage control signal VPERI_C as a low level. Accordingly, the first PMOS transistor P1 is turned on to output the peripheral voltage VPERI as a peripheral voltage VPERI_SELF lower than the source voltage VDD supply. - Meanwhile, when exiting the deep-power down mode or the self-refresh mode, the deep-power down/self-refresh exit signal DPD_SREF_E is activated so that a low pulse is generated for a predetermined time. Accordingly, the second PMOS transistor P2 is turned on. Therefore, an output node of the peripheral voltage VPERI is shorted with an external voltage VEXT supply or the source voltage VDD supply for a predetermined time. Consequently, a level of the peripheral voltage VPERI can be rapidly restored to a voltage level at which the normal operation is possible.
- Wherein, in exiting the deep-power down mode or the self-refresh mode, a pulse width of the deep-power mode/self-refresh exit signal DPD_SREF_E is controlled differently. That is, in exiting the self-refresh mode, a voltage level to be restored is low because a voltage difference between the source voltage VDD and the peripheral voltage VPERI_SELF is not high. Accordingly, the pulse width of the deep-power down/self-refresh exit signal DPD_SREF_E is set to be narrow.
- On the contrary, in exiting the deep-power down mode, a voltage level to be restored is high because a voltage difference between the source voltage VDD and the ground voltage VSS is high. Accordingly, the pulse width of the deep-power down/self-refresh exit signal DPD_SREF_E is set to be wide.
- Consequently, in the normal operation, the peripheral voltage VPERI having a voltage level equal to the source voltage VDD or the external voltage VEXT is generated. Meanwhile, in the self-refresh mode, the peripheral voltage VPERI_SELF enabling the normal operation of the peripheral circuits as well as having a level lower than the source voltage VDD or the external voltage VEXT is generated.
- In addition, in the deep-power down mode, the peripheral voltage VPERI lower than the voltage VPERI_SELF or equal to the ground voltage VSS is outputted. Therefore, the current consumed in the self-refresh mode or the deep-power down mode can be reduced.
- Meanwhile, in exiting the self-refresh mode or the deep-power down mode, the mobile SDRAM has to maintain a state in which the normal operation is possible within a predetermined time.
- For this purpose, when the deep-power down/self-refresh exit signal DPD_SREF_E is activated, the output node of the peripheral voltage VPERI is shorted with the source voltage VDD supply or the external power VEXT supply for a predetermined time. Therefore, the peripheral voltage VPERI can be set a voltage level at which the normal operation is possible within a sufficient time.
- As described above, the operating current can be reduced by generating the peripheral voltage VPERI within the mobile SDRAM. Also, the current used in the deep-power down mode or the self-refresh mode can be reduced.
- Further, in exiting the deep-power down mode or the self-refresh mode, the operation characteristics can be enhanced by restoring the peripheral voltage to a level at which the normal operation is possible within a short time.
- The present application contains subject matter related to Korean patent application No. 2005-82245, filed in the Korean Intellectual Property Office on Sep. 5, 2005, the entire contents of which is incorporated herein by reference.
- While the present invention has been described with respect to certain preferred embodiments, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the scope of the invention as defined in the following claims.
Claims (20)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2005-0082245 | 2005-09-05 | ||
KR1020050082245A KR100753048B1 (en) | 2005-09-05 | 2005-09-05 | peripheral region voltage generator in semiconductor memory device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070053226A1 true US20070053226A1 (en) | 2007-03-08 |
US7251170B2 US7251170B2 (en) | 2007-07-31 |
Family
ID=37829909
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/302,337 Active 2026-02-07 US7251170B2 (en) | 2005-09-05 | 2005-12-14 | Peripheral voltage generator |
Country Status (2)
Country | Link |
---|---|
US (1) | US7251170B2 (en) |
KR (1) | KR100753048B1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050254336A1 (en) * | 2003-07-09 | 2005-11-17 | Morzano Christopher K | Data strobe synchronization circuit and method for double data rate, multi-bit writes |
US7408828B1 (en) * | 2004-12-03 | 2008-08-05 | Micron Technology, Inc. | System and method for reducing power consumption during extended refresh periods of dynamic random access memory devices |
US20080298152A1 (en) * | 2007-05-29 | 2008-12-04 | Micron Technology, Inc. | Power saving memory apparatus, systems, and methods |
JP2013131278A (en) * | 2011-12-22 | 2013-07-04 | Elpida Memory Inc | Semiconductor memory device |
JP2015502001A (en) * | 2011-11-30 | 2015-01-19 | インターナショナル・ビジネス・マシーンズ・コーポレーションInternational Business Machines Corporation | Extended data retention mode for dynamic memory |
CN108346445A (en) * | 2017-01-25 | 2018-07-31 | 华邦电子股份有限公司 | The operating method of memory device, data processing equipment and memory device |
WO2021202064A1 (en) * | 2020-03-30 | 2021-10-07 | Micron Technologies, Inc. | Memory cell biasing techniques during a read operation |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100780624B1 (en) * | 2006-06-29 | 2007-11-29 | 주식회사 하이닉스반도체 | Semiconductor memory device and method of operating the same |
JP5374120B2 (en) | 2008-11-14 | 2013-12-25 | ルネサスエレクトロニクス株式会社 | Semiconductor integrated circuit device |
KR20100055035A (en) * | 2008-11-17 | 2010-05-26 | 주식회사 하이닉스반도체 | Integrated circuit for generating internal voltage |
KR102471412B1 (en) * | 2016-08-08 | 2022-11-29 | 에스케이하이닉스 주식회사 | Sense amplifier test device and semiconductor device including the same |
KR20190054812A (en) | 2017-11-14 | 2019-05-22 | 삼성전자주식회사 | Method of operating memory device and memory device performing the same |
JP7165151B2 (en) * | 2020-02-18 | 2022-11-02 | ウィンボンド エレクトロニクス コーポレーション | semiconductor equipment |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5886932A (en) * | 1996-11-08 | 1999-03-23 | Hyundai Electronics Industries Co., Ltd. | Composite mode substrate voltage generation circuit for dynamic random access memory |
US20020114204A1 (en) * | 2001-01-26 | 2002-08-22 | Thijs Alain Michel Marie | Power saving semi-conductor integrated circuit |
US6590444B2 (en) * | 1998-08-17 | 2003-07-08 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit with a down converter for generating an internal voltage |
US6696867B2 (en) * | 1997-05-30 | 2004-02-24 | Micron Technology, Inc. | Voltage generator with stability indicator circuit |
US7035157B2 (en) * | 2004-08-27 | 2006-04-25 | Elite Semiconductor Memory Technology, Inc. | Temperature-dependent DRAM self-refresh circuit |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR0141466B1 (en) | 1992-10-07 | 1998-07-15 | 모리시타 요이찌 | Internal votage drop circuit |
KR19990013146A (en) * | 1997-07-31 | 1999-02-25 | 윤종용 | Semiconductor memory device for reducing the operating current consumed in the refresh operation mode |
JPH11328952A (en) | 1998-05-20 | 1999-11-30 | Hitachi Ltd | Semiconductor integrated circuit device |
JP2001052476A (en) | 1999-08-05 | 2001-02-23 | Mitsubishi Electric Corp | Semiconductor device |
KR100454118B1 (en) | 2001-10-23 | 2004-10-26 | 삼성전자주식회사 | Semiconductor memory device and test method thereof |
JP3850264B2 (en) | 2001-10-29 | 2006-11-29 | 株式会社ルネサステクノロジ | Semiconductor device |
JP4386619B2 (en) | 2002-05-20 | 2009-12-16 | 株式会社ルネサステクノロジ | Semiconductor device |
KR100451992B1 (en) * | 2002-07-11 | 2004-10-08 | 주식회사 하이닉스반도체 | Voltage generating circuit of semiconductor memory device |
-
2005
- 2005-09-05 KR KR1020050082245A patent/KR100753048B1/en not_active IP Right Cessation
- 2005-12-14 US US11/302,337 patent/US7251170B2/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5886932A (en) * | 1996-11-08 | 1999-03-23 | Hyundai Electronics Industries Co., Ltd. | Composite mode substrate voltage generation circuit for dynamic random access memory |
US6696867B2 (en) * | 1997-05-30 | 2004-02-24 | Micron Technology, Inc. | Voltage generator with stability indicator circuit |
US6934173B2 (en) * | 1997-05-30 | 2005-08-23 | Micron Technology, Inc. | 256 Meg dynamic random access memory |
US6590444B2 (en) * | 1998-08-17 | 2003-07-08 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit with a down converter for generating an internal voltage |
US20020114204A1 (en) * | 2001-01-26 | 2002-08-22 | Thijs Alain Michel Marie | Power saving semi-conductor integrated circuit |
US7035157B2 (en) * | 2004-08-27 | 2006-04-25 | Elite Semiconductor Memory Technology, Inc. | Temperature-dependent DRAM self-refresh circuit |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7362619B2 (en) | 2003-07-09 | 2008-04-22 | Micron Technology | Data strobe synchronization circuit and method for double data rate, multi-bit writes |
US20080181031A1 (en) * | 2003-07-09 | 2008-07-31 | Micron Technology, Inc. | Data strobe synchronization circuit and method for double data rate, multi-bit writes |
US20050254336A1 (en) * | 2003-07-09 | 2005-11-17 | Morzano Christopher K | Data strobe synchronization circuit and method for double data rate, multi-bit writes |
US7561477B2 (en) | 2003-07-09 | 2009-07-14 | Micron Technology , Inc. | Data strobe synchronization circuit and method for double data rate, multi-bit writes |
US7995415B2 (en) | 2004-12-03 | 2011-08-09 | Micron Technology, Inc. | System and method for reducing power consumption during extended refresh periods of dynamic random access memory devices |
US7408828B1 (en) * | 2004-12-03 | 2008-08-05 | Micron Technology, Inc. | System and method for reducing power consumption during extended refresh periods of dynamic random access memory devices |
US20080192557A1 (en) * | 2004-12-03 | 2008-08-14 | Micron Technology, Inc. | System and method for reducing power consumption during extended refresh periods of dynamic random access memory devices |
US8004920B2 (en) * | 2007-05-29 | 2011-08-23 | Micron Technology, Inc. | Power saving memory apparatus, systems, and methods |
US20080298152A1 (en) * | 2007-05-29 | 2008-12-04 | Micron Technology, Inc. | Power saving memory apparatus, systems, and methods |
US8737155B2 (en) | 2007-05-29 | 2014-05-27 | Micron Technology, Inc. | Power saving memory apparatus, systems, and methods |
US9082471B2 (en) | 2007-05-29 | 2015-07-14 | Micron Technology, Inc. | Power saving memory apparatus, systems, and methods |
JP2015502001A (en) * | 2011-11-30 | 2015-01-19 | インターナショナル・ビジネス・マシーンズ・コーポレーションInternational Business Machines Corporation | Extended data retention mode for dynamic memory |
JP2013131278A (en) * | 2011-12-22 | 2013-07-04 | Elpida Memory Inc | Semiconductor memory device |
CN108346445A (en) * | 2017-01-25 | 2018-07-31 | 华邦电子股份有限公司 | The operating method of memory device, data processing equipment and memory device |
EP3355308A1 (en) * | 2017-01-25 | 2018-08-01 | Winbond Electronics Corp. | Memory devices and operation methods thereof |
WO2021202064A1 (en) * | 2020-03-30 | 2021-10-07 | Micron Technologies, Inc. | Memory cell biasing techniques during a read operation |
US11348635B2 (en) | 2020-03-30 | 2022-05-31 | Micron Technology, Inc. | Memory cell biasing techniques during a read operation |
Also Published As
Publication number | Publication date |
---|---|
US7251170B2 (en) | 2007-07-31 |
KR20070025754A (en) | 2007-03-08 |
KR100753048B1 (en) | 2007-08-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7251170B2 (en) | Peripheral voltage generator | |
US7248532B2 (en) | Device, system and method for reducing power in a memory device during standby modes | |
US20060285405A1 (en) | Semiconductor memory and operation method for same | |
US7903479B2 (en) | Semiconductor memory device | |
US6922369B2 (en) | Semiconductor memory device with self-refresh device for reducing power consumption | |
US20040013024A1 (en) | Circuits for controlling internal power supply voltages provided to memory arrays based on requested operations and methods of operating | |
US7936633B2 (en) | Circuit and method of generating voltage of semiconductor memory apparatus | |
US7969797B2 (en) | Semiconductor memory device and method for operating the same | |
US7672184B2 (en) | Semiconductor memory device with refresh signal generator and its driving method | |
US7349282B2 (en) | Power voltage supplier of semiconductor memory device | |
US7599240B2 (en) | Internal voltage generator of semiconductor memory device | |
CN110853684B (en) | Apparatus for supplying power supply voltage to semiconductor chip | |
US9058895B2 (en) | Self-refresh control device and method for reducing a current requisite for self-refresh operation using the same | |
KR100613445B1 (en) | High Voltage Detecting Circuit and High Voltage Pumping Device by that | |
KR100792364B1 (en) | Device for generating pumping voltage and semiconductor memory device with the same | |
JP2007311011A (en) | Semiconductor memory device and drive method thereof | |
KR100833587B1 (en) | Semiconductor memory device for improving refresh characteristics | |
KR20070033669A (en) | Semiconductor memory device for reducing current consumption | |
JP2008159169A (en) | Semiconductor memory device | |
KR20070063312A (en) | Internal voltage generating circuit in dram |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, JONG-WON;SONG, HO-UK;REEL/FRAME:017364/0589 Effective date: 20051130 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |