US20060246713A1 - Wiring line structure and method for forming the same - Google Patents
Wiring line structure and method for forming the same Download PDFInfo
- Publication number
- US20060246713A1 US20060246713A1 US11/206,381 US20638105A US2006246713A1 US 20060246713 A1 US20060246713 A1 US 20060246713A1 US 20638105 A US20638105 A US 20638105A US 2006246713 A1 US2006246713 A1 US 2006246713A1
- Authority
- US
- United States
- Prior art keywords
- layer
- barrier layer
- metal
- wiring line
- photosensitive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/108—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by semi-additive methods; masks therefor
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
- G02F1/136295—Materials; Compositions; Manufacture processes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0104—Properties and characteristics in general
- H05K2201/0108—Transparent
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/05—Patterning and lithography; Masks; Details of resist
- H05K2203/0562—Details of resist
- H05K2203/0571—Dual purpose resist, e.g. etch resist used as solder resist, solder resist used as plating resist
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/05—Patterning and lithography; Masks; Details of resist
- H05K2203/0562—Details of resist
- H05K2203/0585—Second resist used as mask for selective stripping of first resist
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/05—Patterning and lithography; Masks; Details of resist
- H05K2203/0562—Details of resist
- H05K2203/0597—Resist applied over the edges or sides of conductors, e.g. for protection during etching or plating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/0023—Etching of the substrate by chemical or physical means by exposure and development of a photosensitive insulating layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
- H05K3/061—Etching masks
- H05K3/064—Photoresists
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
- H05K3/388—Improvement of the adhesion between the insulating substrate and the metal by the use of a metallic or inorganic thin film adhesion layer
Definitions
- the invention relates to a wiring line structure and, more particularly, to a wiring line structure on a transparent substrate and a method for fabricating the same, improving film coverage and simplifying process steps.
- a typical liquid crystal display includes a thin film transistor (TFT) substrate, a color filter (CF) substrate, and a liquid crystal layer disposed therebetween.
- the TFT substrate contains a plurality of matrix pixels consisting of a plurality of data lines and a plurality of scan lines, and a plurality of pixel driving circuits consisting of a plurality of electric devices, such as thin film transistors and capacitors.
- the line material (data line or scan line) for connecting to the transistors comprises Al, Cr, Mo, or W, wherein Al material with higher electric conductivity is commonly used as a gate line (scan line).
- increased size and resolution of LCDs requires reducing resistance-capacitance RC delay. Accordingly, there has been an increase in the use of copper with good electric conductivity as a wiring line material for LCD devices rather than aluminum.
- An embodiment of a wiring line structure comprises a barrier layer formed on a transparent substrate, a metal layer and a photosensitive protecting layer.
- the barrier layer is disposed on the transparent substrate.
- the metal layer is disposed on the barrier layer.
- the photosensitive protecting layer is disposed on the barrier layer and both sides of the metal layer.
- An embodiment of a method for fabricating a wiring line structure is provided. After forming a barrier layer on a transparent substrate, a photosensitive pattern layer is formed on the barrier layer, in which the photosensitive pattern layer comprises an opening exposing at least part of the barrier layer. A metal is filled into the opening. The photosensitive pattern layer is selectively removed to form a photosensitive protecting layer on both sides of the metal layer. The barrier layer uncovered by the photosensitive protecting layer and the metal layer is removed.
- FIGS. 1A to 1 E are cross-sections of an embodiment of a method for fabricating a wiring line structure on a transparent substrate of the present invention.
- FIGS. 2A to 2 F are cross-sections of an embodiment of a method for fabricating a wiring line structure on a transparent substrate of the present invention.
- a wiring line structure for a display device is described in greater detail in the following.
- FIG. 1E illustrates a wiring line structure 100 formed on a transparent substrate for a display device, such as a LCD device, an electroluminescent display (ELD) device or other flat panel display devices.
- the wiring line structure 100 on a transparent substrate 101 comprises first and second barrier layers 102 and 110 , a metal layer 108 and a photosensitive protecting layer 112 .
- the first barrier layer 102 is disposed on the transparent substrate 101 , comprising a conductive material, such as comprises Mo, W, Mo—W alloy, Cr, Ta, Ti, TiN, Ti—W alloy, Rh, Re, Ru, or Co.
- the first barrier layer 102 may comprise an insulating material, such as an organic polymer or an inorganic material (for example, SiC, SiN, or metal oxide)
- the metal layer 108 such as a copper layer, is disposed on the first barrier layer 102 .
- an adhesion layer 103 may be optionally disposed between the first barrier layer 102 and the metal layer 108 , comprising metal oxide, metal nitride, metal, or a combination thereof.
- the metal oxide may comprise indium tin oxide (ITO), indium zinc oxide (IZO), aluminum-doped zinc oxide (AZO), cadmium tin oxide (CTO) or the like.
- the metal nitride may comprise tantalum nitride (TaN), titanium nitride (TiN) or the like.
- the metal may comprise Ta, Ti or the like.
- the second barrier layer 110 is disposed on the metal layer 108 , comprising a conductive material.
- the second barrier layer 110 may comprise at least one of Co and Ni.
- the second barrier layer 110 may comprise an insulating material.
- the first and second barrier layers 102 and 110 and the metal layer 108 therebetween constitute a composite wiring line.
- the photosensitive protecting layer 112 is disposed on the first barrier layer 102 and both sides of the metal layer 108 .
- the photosensitive protecting layer 112 may comprise a low dielectric constant (low-k) material.
- the photosensitive protecting layer 112 may comprise a polysilsesquiazane, such as photosensitive-methylsilsesquiazane (PS-MSZ) or the like.
- PS-MSZ photosensitive-methylsilsesquiazane
- FIGS. 1A to 1 E illustrate an embodiment of a method for fabricating a wiring line structure on a transparent substrate.
- a transparent substrate 101 such as a glass substrate or a polymer substrate
- a first barrier layer 102 and a photosensitive layer 104 are successively formed thereon.
- the first barrier layer 102 may be formed by physical vapor-deposition (PVD), chemical vapor deposition (CVD) or spin coating.
- PVD physical vapor-deposition
- CVD chemical vapor deposition
- the thickness of the first barrier layer 102 ranges from about 20 nm to about 200 nm.
- the first barrier layer 102 increases adhesion strength between-the transparent substrate 101 and the metal wiring line.
- an adhesion layer 103 may optionally be formed on the first barrier layer 102 prior to deposition of the photosensitive layer 104 , thereby further improving adhesion strength between the transparent substrate 101 and the metal wiring line.
- the adhesion layer 103 may comprise metal oxide, metal nitride or metal.
- the photosensitive layer 104 may comprise a low k material, such as PS-MSZ or the like.
- Lithography is performed on the photosensitive layer 104 using a mask 105 , such as a half-tone mask, a slit-pattern mask, or a gray mask, to form a photosensitive pattern layer 106 on the adhesion layer 103 or the first barrier layer 102 , having an opening 106 c exposing at least part of the adhesion layer 103 or the first barrier layer 102 , to define a wiring line region, as shown in FIG. 1B .
- the photosensitive pattern layer 106 has a first portion 106 a adjacent to the opening 106 c and a second portion 106 b laterally extending from thereof, in which the first portion 106 a is thicker than the second portion 106 b .
- the transmittance of the transmission region 105 a corresponding to the opening 106 c can be higher than that of the transmission region 105 c corresponding to the second portion 106 b
- the transmittance of the transmission region 105 c higher than that of the transmission region 105 b corresponding to the first portion 106 a
- the first portion 106 a may have a thickness ranges from about 1000 nm to about 3000 nm and the thickness of second portion 106 b can be substantially less than about 2500 nm.
- a metal layer 108 such as a copper layer, serving as a wiring line, is formed in the opening 106 c by damascene method, eliminating copper etching problems.
- the copper layer 108 may be formed by electrochemical plating.
- the copper layer 108 may be formed by electroless plating or chemical plating.
- the first barrier layer 102 comprises a conductive material and the copper layer 108 is formed by electrochemical plating, in which the copper layer 108 is thinner than the first portion 106 a of the photosensitive pattern layer 106 .
- a barrier layer must be formed on the copper layer 108 .
- a second barrier layer 110 is formed on the copper layer 108 by electrochemical plating.
- the second barrier layer 110 may comprise at least one of Co and Ni.
- the thickness of the second barrier layer 110 ranges from about 5 nm to about 50 nm.
- the photosensitive pattern layer 106 is selectively removed to form a photosensitive protecting layer 112 on both sides of the copper layer, exposing the adhesion layer 103 .
- the photosensitive protecting layer 112 may be formed by dry etching the photosensitive pattern layer 106 to different thicknesses.
- the photosensitive protecting layer 112 has a tapered profile and a top surface substantially level with that of second barrier layer 110 . The photosensitive protecting layer 112 with tapered profile can improve film coverage and increase the yield.
- the exposed adhesion layer 103 and the underlying first barrier layer 102 are successively removed using the photosensitive protecting layer 112 and the second barrier layer 110 as an etch mask, completing the fabrication of the wiring line structure 100 on the transparent substrate 101 .
- FIGS. 2A to 2 F illustrate another embodiment of a method for fabricating a wiring line structure on a transparent substrate for a display device.
- a transparent substrate 201 such as a glass substrate or a polymer substrate
- a first barrier layer 202 is formed thereon.
- the first barrier layer 202 may comprise Mo, W, Mo—W alloy, Cr, Ta, Ti, TiN, Ti—W alloy, Rh, Re, Ru, or Co.
- the first barrier layer 202 may comprise an insulating material, such as an organic polymer or an inorganic material (for example, SiC, SiN, or metal oxide) Moreover, the first barrier layer 202 may be formed by PVD, CVD or spin coating. The thickness of the first barrier layer 202 ranges from about 20 nm to about 200 nm. The first barrier layer 202 increases adhesion strength between the transparent substrate 201 and the metal wiring line. Additionally, an adhesion layer 203 may be optionally formed on the first barrier layer 202 , comprising metal oxide, metal nitride or metal, or combination thereof, thereby further improving adhesion strength. For example, the metal oxide may comprise ITO, IZO, AZO, CTO or the like.
- the metal nitride may comprise TaN, TiN or the like.
- the metal may comprise Ta, Ti or the like.
- a photosensitive pattern layer 206 is formed on the adhesion layer 203 or the first barrier layer 202 , having an opening 206 a exposing at least part of the adhesion layer 203 or the first barrier layer 202 , to define a wiring line region.
- the photosensitive pattern layer 206 may comprise a low k material, such as PS-MSZ or the like.
- a metal layer 208 such as a copper layer, serving as a wiring line, is formed in the opening 206 a .
- the copper layer 208 may be formed by electrochemical plating.
- the first barrier layer 202 comprises an insulating material
- the copper layer 208 may be formed by electroless plating or chemical plating.
- the first barrier layer 202 comprises a conductive material and the copper layer 208 is formed by electrochemical plating, in which the copper layer 208 is thinner than the photosensitive pattern layer 206 .
- a second barrier layer 210 is formed on the copper layer 208 .
- the second barrier layer 210 is formed by electrochemical plating.
- the second barrier layer 210 may comprise at least one of Co and Ni.
- the thickness of the second barrier layer 210 ranges from about 5 nm to about 50 nm.
- the top surface of the photosensitive pattern layer 206 is substantially level with that of the second barrier layer 210 .
- a photoresist layer 211 is coated on the photosensitive pattern layer 206 and covers the second barrier layer 210 above the copper layer 208 . Thereafter, the photoresist layer 211 is patterned to form an etch masking layer 213 covering the second barrier layer 208 and a portion of the photosensitive pattern layer 206 on both sides of the copper layer 208 , as shown in FIG. 2D .
- the photosensitive pattern layer 206 uncovered by the etch masking layer 213 to form a photosensitive protecting layer 214 with tapered profile on both sides of the copper layer 208 , exposing the adhesion layer 203 .
- the exposed adhesion layer 203 and the underlying first barrier layer 202 are successively removed using the photosensitive protecting layer 214 and the second barrier layer 210 as etch masks, completing the fabrication of the wiring line structure 200 .
- the copper wiring line formed by electrochemical plating can effectively reduce fabrication costs.
- barrier layers formed over and below the copper wiring line respectively, improve adhesion strength between the wiring line and the underlying transparent substrate and between the wiring line and the overlying gate dielectric (silicon nitride) layer.
- the formation of barrier layers also prevents copper from oxidization, diffusion, formation of silicide and contamination.
- the photosensitive protecting layer with tapered profile on both sides of the copper wiring line can improve the film coverage. Accordingly, the wiring line assembly of the invention simplifies processes, reduces fabrication cost and increase device reliability.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Liquid Crystal (AREA)
Abstract
The wiring line structure comprises a transparent substrate, a barrier layer, a metal layer, and a photosensitive protecting layer. The barrier layer and a metal layer are successively disposed on the transparent substrate. The photosensitive protecting layer is formed on the barrier layer and both sides of the metal layer. A method for fabricating the wiring line structure is also disclosed.
Description
- The invention relates to a wiring line structure and, more particularly, to a wiring line structure on a transparent substrate and a method for fabricating the same, improving film coverage and simplifying process steps.
- A typical liquid crystal display (LCD) includes a thin film transistor (TFT) substrate, a color filter (CF) substrate, and a liquid crystal layer disposed therebetween. The TFT substrate contains a plurality of matrix pixels consisting of a plurality of data lines and a plurality of scan lines, and a plurality of pixel driving circuits consisting of a plurality of electric devices, such as thin film transistors and capacitors. Traditionally, the line material (data line or scan line) for connecting to the transistors comprises Al, Cr, Mo, or W, wherein Al material with higher electric conductivity is commonly used as a gate line (scan line). However, increased size and resolution of LCDs requires reducing resistance-capacitance RC delay. Accordingly, there has been an increase in the use of copper with good electric conductivity as a wiring line material for LCD devices rather than aluminum.
- It is, however, very difficult to etch a copper layer and to control the taper angle of the copper wiring line, resulting in reduction of film coverage in the subsequent deposition. Moreover, copper easily reacts with silicon, forming copper silicide (i.e. CU3Si), reducing device performance. Additionally, copper atoms easily diffuse in the silicon oxide, increasing current leakage. Moreover, the copper layer has poor adhesion strength with the underlying glass substrate. Accordingly, if copper is used as a wiring line material, the fabrication of LCD devices may become more difficult, reducing device performance and reliability.
- A wiring line structure and a method for fabricating the same are provided. An embodiment of a wiring line structure comprises a barrier layer formed on a transparent substrate, a metal layer and a photosensitive protecting layer. The barrier layer is disposed on the transparent substrate. The metal layer is disposed on the barrier layer. The photosensitive protecting layer is disposed on the barrier layer and both sides of the metal layer.
- An embodiment of a method for fabricating a wiring line structure is provided. After forming a barrier layer on a transparent substrate, a photosensitive pattern layer is formed on the barrier layer, in which the photosensitive pattern layer comprises an opening exposing at least part of the barrier layer. A metal is filled into the opening. The photosensitive pattern layer is selectively removed to form a photosensitive protecting layer on both sides of the metal layer. The barrier layer uncovered by the photosensitive protecting layer and the metal layer is removed.
- The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings, given by way of illustration only and thus not intended to be limitative of the present invention.
-
FIGS. 1A to 1E are cross-sections of an embodiment of a method for fabricating a wiring line structure on a transparent substrate of the present invention. -
FIGS. 2A to 2F are cross-sections of an embodiment of a method for fabricating a wiring line structure on a transparent substrate of the present invention. - A wiring line structure for a display device is described in greater detail in the following.
-
FIG. 1E illustrates awiring line structure 100 formed on a transparent substrate for a display device, such as a LCD device, an electroluminescent display (ELD) device or other flat panel display devices. Thewiring line structure 100 on atransparent substrate 101 comprises first andsecond barrier layers metal layer 108 and a photosensitive protectinglayer 112. In the present embodiment of the invention, thefirst barrier layer 102 is disposed on thetransparent substrate 101, comprising a conductive material, such as comprises Mo, W, Mo—W alloy, Cr, Ta, Ti, TiN, Ti—W alloy, Rh, Re, Ru, or Co. In some embodiments, thefirst barrier layer 102 may comprise an insulating material, such as an organic polymer or an inorganic material (for example, SiC, SiN, or metal oxide) Themetal layer 108, such as a copper layer, is disposed on thefirst barrier layer 102. Additionally, anadhesion layer 103 may be optionally disposed between thefirst barrier layer 102 and themetal layer 108, comprising metal oxide, metal nitride, metal, or a combination thereof. For example, the metal oxide may comprise indium tin oxide (ITO), indium zinc oxide (IZO), aluminum-doped zinc oxide (AZO), cadmium tin oxide (CTO) or the like. The metal nitride may comprise tantalum nitride (TaN), titanium nitride (TiN) or the like. The metal may comprise Ta, Ti or the like. In the present embodiment of the invention, thesecond barrier layer 110 is disposed on themetal layer 108, comprising a conductive material. For example, thesecond barrier layer 110 may comprise at least one of Co and Ni. In some embodiments, thesecond barrier layer 110 may comprise an insulating material. The first andsecond barrier layers metal layer 108 therebetween constitute a composite wiring line. The photosensitive protectinglayer 112 is disposed on thefirst barrier layer 102 and both sides of themetal layer 108. The photosensitive protectinglayer 112 may comprise a low dielectric constant (low-k) material. The dielectric constant of the low-k material ranges from about 2.7 to about 3.4. In the present embodiment of the invention, the photosensitive protectinglayer 112 may comprise a polysilsesquiazane, such as photosensitive-methylsilsesquiazane (PS-MSZ) or the like. -
FIGS. 1A to 1E illustrate an embodiment of a method for fabricating a wiring line structure on a transparent substrate. InFIG. 1A , atransparent substrate 101, such as a glass substrate or a polymer substrate, is provided. After thetransparent substrate 101 is cleaned, afirst barrier layer 102 and aphotosensitive layer 104 are successively formed thereon. In the present embodiment of the invention, thefirst barrier layer 102 may be formed by physical vapor-deposition (PVD), chemical vapor deposition (CVD) or spin coating. The thickness of thefirst barrier layer 102 ranges from about 20 nm to about 200 nm. Thefirst barrier layer 102 increases adhesion strength between-thetransparent substrate 101 and the metal wiring line. Additionally, anadhesion layer 103 may optionally be formed on thefirst barrier layer 102 prior to deposition of thephotosensitive layer 104, thereby further improving adhesion strength between thetransparent substrate 101 and the metal wiring line. Theadhesion layer 103 may comprise metal oxide, metal nitride or metal. Thephotosensitive layer 104 may comprise a low k material, such as PS-MSZ or the like. - Lithography is performed on the
photosensitive layer 104 using amask 105, such as a half-tone mask, a slit-pattern mask, or a gray mask, to form aphotosensitive pattern layer 106 on theadhesion layer 103 or thefirst barrier layer 102, having anopening 106 c exposing at least part of theadhesion layer 103 or thefirst barrier layer 102, to define a wiring line region, as shown inFIG. 1B . Themask 105 shown inFIG. 1A comprises threetransmission regions photosensitive pattern layer 106 has afirst portion 106 a adjacent to the opening 106 c and asecond portion 106 b laterally extending from thereof, in which thefirst portion 106 a is thicker than thesecond portion 106 b. For example, the transmittance of thetransmission region 105 a corresponding to the opening 106 c can be higher than that of thetransmission region 105 c corresponding to thesecond portion 106 b, and the transmittance of thetransmission region 105 c higher than that of thetransmission region 105 b corresponding to thefirst portion 106 a. Here, thefirst portion 106 a may have a thickness ranges from about 1000 nm to about 3000 nm and the thickness ofsecond portion 106 b can be substantially less than about 2500 nm. - In
FIG. 1C , ametal layer 108, such as a copper layer, serving as a wiring line, is formed in theopening 106 c by damascene method, eliminating copper etching problems. If thefirst barrier layer 102 comprises a conductive material, thecopper layer 108 may be formed by electrochemical plating. Conversely, if thefirst barrier layer 102 comprises an insulating material, thecopper layer 108 may be formed by electroless plating or chemical plating. In the present embodiment of the invention, thefirst barrier layer 102 comprises a conductive material and thecopper layer 108 is formed by electrochemical plating, in which thecopper layer 108 is thinner than thefirst portion 106 a of thephotosensitive pattern layer 106. As mentioned, copper easily reacts with silicon or easily diffuse in the silicon oxide. Moreover, copper may contaminate process tools in subsequent chemical deposition or dry etching due to its higher reactivity. Accordingly, a barrier layer must be formed on thecopper layer 108. In the present embodiment of the invention, asecond barrier layer 110 is formed on thecopper layer 108 by electrochemical plating. Thesecond barrier layer 110 may comprise at least one of Co and Ni. The thickness of thesecond barrier layer 110 ranges from about 5 nm to about 50 nm. - In
FIG. 1D , thephotosensitive pattern layer 106 is selectively removed to form aphotosensitive protecting layer 112 on both sides of the copper layer, exposing theadhesion layer 103. In the present embodiment of the invention, thephotosensitive protecting layer 112 may be formed by dry etching thephotosensitive pattern layer 106 to different thicknesses. Here, thephotosensitive protecting layer 112 has a tapered profile and a top surface substantially level with that ofsecond barrier layer 110. Thephotosensitive protecting layer 112 with tapered profile can improve film coverage and increase the yield. - In
FIG. 1E , the exposedadhesion layer 103 and the underlyingfirst barrier layer 102 are successively removed using thephotosensitive protecting layer 112 and thesecond barrier layer 110 as an etch mask, completing the fabrication of thewiring line structure 100 on thetransparent substrate 101. -
FIGS. 2A to 2F illustrate another embodiment of a method for fabricating a wiring line structure on a transparent substrate for a display device. InFIG. 2A , atransparent substrate 201, such as a glass substrate or a polymer substrate, is provided. After thetransparent substrate 201 is cleaned, afirst barrier layer 202 is formed thereon. In the present embodiment of the invention, thefirst barrier layer 202 may comprise Mo, W, Mo—W alloy, Cr, Ta, Ti, TiN, Ti—W alloy, Rh, Re, Ru, or Co. In some embodiments, thefirst barrier layer 202 may comprise an insulating material, such as an organic polymer or an inorganic material (for example, SiC, SiN, or metal oxide) Moreover, thefirst barrier layer 202 may be formed by PVD, CVD or spin coating. The thickness of thefirst barrier layer 202 ranges from about 20 nm to about 200 nm. Thefirst barrier layer 202 increases adhesion strength between thetransparent substrate 201 and the metal wiring line. Additionally, anadhesion layer 203 may be optionally formed on thefirst barrier layer 202, comprising metal oxide, metal nitride or metal, or combination thereof, thereby further improving adhesion strength. For example, the metal oxide may comprise ITO, IZO, AZO, CTO or the like. The metal nitride may comprise TaN, TiN or the like. The metal may comprise Ta, Ti or the like. Aphotosensitive pattern layer 206 is formed on theadhesion layer 203 or thefirst barrier layer 202, having an opening 206 a exposing at least part of theadhesion layer 203 or thefirst barrier layer 202, to define a wiring line region. Thephotosensitive pattern layer 206 may comprise a low k material, such as PS-MSZ or the like. - In
FIG. 2B , ametal layer 208, such as a copper layer, serving as a wiring line, is formed in theopening 206 a. If thefirst barrier layer 202 comprises a conductive material, thecopper layer 208 may be formed by electrochemical plating. Conversely, if thefirst barrier layer 202 comprises an insulating material, thecopper layer 208 may be formed by electroless plating or chemical plating. In the present embodiment of invention, thefirst barrier layer 202 comprises a conductive material and thecopper layer 208 is formed by electrochemical plating, in which thecopper layer 208 is thinner than thephotosensitive pattern layer 206. Asecond barrier layer 210 is formed on thecopper layer 208. In the present embodiment of the invention, thesecond barrier layer 210 is formed by electrochemical plating. Thesecond barrier layer 210 may comprise at least one of Co and Ni. The thickness of thesecond barrier layer 210 ranges from about 5 nm to about 50 nm. Here, the top surface of thephotosensitive pattern layer 206 is substantially level with that of thesecond barrier layer 210. - In
FIG. 2C , aphotoresist layer 211 is coated on thephotosensitive pattern layer 206 and covers thesecond barrier layer 210 above thecopper layer 208. Thereafter, thephotoresist layer 211 is patterned to form anetch masking layer 213 covering thesecond barrier layer 208 and a portion of thephotosensitive pattern layer 206 on both sides of thecopper layer 208, as shown inFIG. 2D . - In
FIG. 2E , thephotosensitive pattern layer 206 uncovered by theetch masking layer 213 to form aphotosensitive protecting layer 214 with tapered profile on both sides of thecopper layer 208, exposing theadhesion layer 203. - In
FIG. 2F , after removing theetch masking layer 213, the exposedadhesion layer 203 and the underlyingfirst barrier layer 202 are successively removed using thephotosensitive protecting layer 214 and thesecond barrier layer 210 as etch masks, completing the fabrication of thewiring line structure 200. - Compared to conventional sputtering or deposition, the copper wiring line formed by electrochemical plating can effectively reduce fabrication costs. Moreover, barrier layers formed over and below the copper wiring line, respectively, improve adhesion strength between the wiring line and the underlying transparent substrate and between the wiring line and the overlying gate dielectric (silicon nitride) layer. Additionally, the formation of barrier layers also prevents copper from oxidization, diffusion, formation of silicide and contamination. The photosensitive protecting layer with tapered profile on both sides of the copper wiring line can improve the film coverage. Accordingly, the wiring line assembly of the invention simplifies processes, reduces fabrication cost and increase device reliability.
- While the invention has been described by way of example and in terms of preferred embodiment, it is to be understood that the present invention is not limited thereto. To the contrary, it is intended to cover various modifications and similar arrangements (as would be apparent to those skilled in the art). Therefore, the scope of the appended claims should be accorded the broadest interpretation to encompass all such modifications and similar arrangements.
Claims (34)
1. A wiring line structure, comprising:
a first barrier layer disposed on a transparent substrate;
a metal layer disposed on the first barrier layer; and
a photosensitive protecting layer disposed on the first barrier layer and both sides of the metal layer.
2. The wiring line structure of claim 1 , wherein the first barrier layer comprises Mo, W, Mo—W alloy, Cr, Ta, Ti, TiN, Ti—W alloy, Rh, Re, Ru, or Co.
3. The wiring line structure of claim 1 , wherein the first barrier layer comprises an insulating material.
4. The wiring line structure of claim 1 , further comprising a second barrier layer disposed on the metal layer.
5. The wiring line structure of claim 4 , wherein the second barrier layer comprises at least one of Co and Ni.
6. The wiring line structure of claim 1 , wherein the metal layer comprises Cu.
7. The wiring line structure of claim 1 , wherein the photosensitive protecting layer comprises a low dielectric constant (low-k) material, and the dielectric constant of the low-k material ranges from about 2.7 to about 3.4.
8. The wiring line structure of claim 1 , wherein the photosensitive protecting layer comprises polysilsesquiazane.
9. The wiring line structure of claim 1 , further comprising an adhesion layer disposed between the first barrier layer and the metal layer.
10. The wiring line structure of claim 9 , wherein the adhesion layer comprises metal oxide, metal nitride, metal, or a combination thereof.
11. A display device comprising the wiring line structure of claim 1 .
12. A method for fabricating a wiring line structure, comprising:
forming a first barrier layer on a transparent substrate;
forming a photosensitive pattern layer on the first barrier layer, the photosensitive pattern layer comprising an opening to expose at least part of the first barrier layer;
filling a metal layer into the opening;
selectively removing the photosensitive pattern layer to form a photosensitive protecting layer on both sides of the metal layer; and
removing the first barrier layer uncovered by the photosensitive protecting layer and the metal layer.
13. The method of claim 12 , wherein formation of the photosensitive pattern layer comprises:
forming a photosensitive layer on the first barrier layer ; and
patterning the photosensitive layer to form the opening therein;
wherein the photosensitive pattern layer comprises a first portion adjacent to the opening and thicker than a second portion laterally extending therefrom.
14. The method of claim 13 , wherein the thickness of the first portion of the photosensitive pattern layer ranges from about 1000 nm to about 3000 nm.
15. The method of claim 13 , wherein the thickness of the second portion of the photosensitive pattern layer is substantially less than about 2500 nm.
16. The method of claim 12 , wherein the metal layer is formed in the opening by electrochemical plating.
17. The method of claim 12 , wherein the photosensitive pattern layer is formed using a half-tone mask, a slit-pattern mask, or a gray mask.
18. The method of claim 12 , wherein the thickness of the first barrier layer ranges from about 20 nm to about 200 nm.
19. The method of claim 12 , wherein the first barrier layer comprises Mo, W, Mo—W alloy, Cr, Ta, Ti, TiN, Ti—W alloy, Rh, Re, Ru, or Co.
20. The method of claim 12 , wherein the first barrier layer comprises an insulating material.
21. The method of claim 12 , further comprising forming a second barrier layer on the metal layer.
22. The method of claim 21 , wherein the thickness of the second barrier layer ranges from about 5 nm to about 50 nm.
23. The method of claim 21 , wherein the second barrier layer comprises at least one of Co and Ni.
24. The method of claim 21 , wherein the second barrier layer is formed on the metal layer by electrochemical plating.
25. The method of claim 12 , wherein the metal layer comprises Cu.
26. The method of claim 12 , wherein the photosensitive protecting layer comprises a low dielectric constant (low-k) material, and the dielectric constant of the low-k material ranges from about 2.7 to about 3.4.
27. The method of claim 12 , wherein the photosensitive protecting layer comprises polysilsesquiazane.
28. The method of claim 12 , wherein the selective removal of the photosensitive pattern layer comprises:
forming a photoresist layer on the photosensitive pattern layer and the metal layer;
patterning the photoresist layer to form an etch masking layer covering the metal layer and a portion of the photosensitive pattern layer on both sides thereof; and
removing the photosensitive pattern layer uncovered by the etch masking layer.
29. The method of claim 28 , further comprising forming a second barrier layer on the metal layer.
30. The method of claim 29 , wherein the thickness of the second barrier layer ranges from about 5 nm to about 50 nm.
31. The method of claim 29 , wherein the second barrier layer comprises at least one of Co and Ni.
32. The method of claim 29 , wherein the second barrier layer is formed on the metal layer by electrochemical plating.
33. The method of claim 12 , further comprising forming an adhesion layer between the first barrier layer and metal layer.
34. The method of claim 33 , wherein the adhesion layer comprises metal oxide, metal nitride, metal, or a combination thereof.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/852,365 US7569333B2 (en) | 2005-05-02 | 2007-09-10 | Wiring line structure and method for forming the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW094114105A TWI338171B (en) | 2005-05-02 | 2005-05-02 | Display device and wiring structure and method for forming the same |
TW94114105 | 2005-05-02 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/852,365 Division US7569333B2 (en) | 2005-05-02 | 2007-09-10 | Wiring line structure and method for forming the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060246713A1 true US20060246713A1 (en) | 2006-11-02 |
Family
ID=37235010
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/206,381 Abandoned US20060246713A1 (en) | 2005-05-02 | 2005-08-18 | Wiring line structure and method for forming the same |
US11/852,365 Active US7569333B2 (en) | 2005-05-02 | 2007-09-10 | Wiring line structure and method for forming the same |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/852,365 Active US7569333B2 (en) | 2005-05-02 | 2007-09-10 | Wiring line structure and method for forming the same |
Country Status (2)
Country | Link |
---|---|
US (2) | US20060246713A1 (en) |
TW (1) | TWI338171B (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070105340A1 (en) * | 2005-10-07 | 2007-05-10 | Ulrich Todt | Interlayer bond to a substrate which, at least in regions on a surface, is provided with a coating of a metal, a method for production thereof and use |
WO2023147212A1 (en) * | 2022-01-28 | 2023-08-03 | Lam Research Corporation | Enhanced euv underlayer effect with diffusion barrier layer |
CN116759384A (en) * | 2023-08-17 | 2023-09-15 | 长电集成电路(绍兴)有限公司 | Wiring layer, preparation method thereof and packaging structure |
US11921427B2 (en) | 2018-11-14 | 2024-03-05 | Lam Research Corporation | Methods for making hard masks useful in next-generation lithography |
US11988965B2 (en) | 2020-01-15 | 2024-05-21 | Lam Research Corporation | Underlayer for photoresist adhesion and dose reduction |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8670513B2 (en) * | 2009-05-01 | 2014-03-11 | Bti Targetry, Llc | Particle beam target with improved heat transfer and related apparatus and methods |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5573958A (en) * | 1993-11-16 | 1996-11-12 | Frontec Incorporated | Method of fabricating a thin film transistor wherein the gate terminal is formed after the gate insulator |
US6200866B1 (en) * | 1998-02-23 | 2001-03-13 | Sharp Laboratories Of America, Inc. | Use of silicon germanium and other alloys as the replacement gate for the fabrication of MOSFET |
US6236076B1 (en) * | 1999-04-29 | 2001-05-22 | Symetrix Corporation | Ferroelectric field effect transistors for nonvolatile memory applications having functional gradient material |
US6372608B1 (en) * | 1996-08-27 | 2002-04-16 | Seiko Epson Corporation | Separating method, method for transferring thin film device, thin film device, thin film integrated circuit device, and liquid crystal display device manufactured by using the transferring method |
US6486077B2 (en) * | 2000-09-01 | 2002-11-26 | Fujitsu Limited | Silicon nitride film, semiconductor device, and method for fabricating semiconductor device |
US6627523B2 (en) * | 2000-06-20 | 2003-09-30 | Hynix Semiconductor Inc. | Method of forming a metal wiring in a semiconductor device |
US20040147111A1 (en) * | 2003-01-29 | 2004-07-29 | International Business Machines Corporation | Polycarbosilane buried etch stops in interconnect structures |
US20040232443A1 (en) * | 2002-01-02 | 2004-11-25 | Beom-Seok Cho | Wire structure a thin film transistor substrate of using the wire structure and a method of manufacturing the same |
US6838397B2 (en) * | 2002-05-17 | 2005-01-04 | Semiconductor Energy Laboratory Co., Ltd. | Silicon nitride film, and semiconductor device and method of manufacturing the same |
US6882394B2 (en) * | 2002-05-30 | 2005-04-19 | Fujitsu-Display Technologies Corporation | Reflective liquid crystal display including a step of applying charged particles on the organic resin and film method of manufacturing |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS581878A (en) * | 1981-06-26 | 1983-01-07 | Fujitsu Ltd | Production of bubble memory device |
US4810332A (en) * | 1988-07-21 | 1989-03-07 | Microelectronics And Computer Technology Corporation | Method of making an electrical multilayer copper interconnect |
US5985766A (en) * | 1997-02-27 | 1999-11-16 | Micron Technology, Inc. | Semiconductor processing methods of forming a contact opening |
US7329321B2 (en) * | 2002-09-30 | 2008-02-12 | Lam Research Corporation | Enhanced wafer cleaning method |
US7081673B2 (en) * | 2003-04-17 | 2006-07-25 | International Business Machines Corporation | Multilayered cap barrier in microelectronic interconnect structures |
-
2005
- 2005-05-02 TW TW094114105A patent/TWI338171B/en active
- 2005-08-18 US US11/206,381 patent/US20060246713A1/en not_active Abandoned
-
2007
- 2007-09-10 US US11/852,365 patent/US7569333B2/en active Active
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5573958A (en) * | 1993-11-16 | 1996-11-12 | Frontec Incorporated | Method of fabricating a thin film transistor wherein the gate terminal is formed after the gate insulator |
US6372608B1 (en) * | 1996-08-27 | 2002-04-16 | Seiko Epson Corporation | Separating method, method for transferring thin film device, thin film device, thin film integrated circuit device, and liquid crystal display device manufactured by using the transferring method |
US6200866B1 (en) * | 1998-02-23 | 2001-03-13 | Sharp Laboratories Of America, Inc. | Use of silicon germanium and other alloys as the replacement gate for the fabrication of MOSFET |
US6236076B1 (en) * | 1999-04-29 | 2001-05-22 | Symetrix Corporation | Ferroelectric field effect transistors for nonvolatile memory applications having functional gradient material |
US6627523B2 (en) * | 2000-06-20 | 2003-09-30 | Hynix Semiconductor Inc. | Method of forming a metal wiring in a semiconductor device |
US6486077B2 (en) * | 2000-09-01 | 2002-11-26 | Fujitsu Limited | Silicon nitride film, semiconductor device, and method for fabricating semiconductor device |
US20040232443A1 (en) * | 2002-01-02 | 2004-11-25 | Beom-Seok Cho | Wire structure a thin film transistor substrate of using the wire structure and a method of manufacturing the same |
US20050242401A1 (en) * | 2002-01-02 | 2005-11-03 | Beom-Seok Cho | Wire structure, a thin film transistor substrate of using the wire structure and a method of manufacturing the same |
US6969889B2 (en) * | 2002-01-02 | 2005-11-29 | Samsung Electronics Co., Ltd. | Wire structure, a thin film transistor substrate of using the wire structure and a method of manufacturing the same |
US6838397B2 (en) * | 2002-05-17 | 2005-01-04 | Semiconductor Energy Laboratory Co., Ltd. | Silicon nitride film, and semiconductor device and method of manufacturing the same |
US6882394B2 (en) * | 2002-05-30 | 2005-04-19 | Fujitsu-Display Technologies Corporation | Reflective liquid crystal display including a step of applying charged particles on the organic resin and film method of manufacturing |
US20040147111A1 (en) * | 2003-01-29 | 2004-07-29 | International Business Machines Corporation | Polycarbosilane buried etch stops in interconnect structures |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070105340A1 (en) * | 2005-10-07 | 2007-05-10 | Ulrich Todt | Interlayer bond to a substrate which, at least in regions on a surface, is provided with a coating of a metal, a method for production thereof and use |
US11921427B2 (en) | 2018-11-14 | 2024-03-05 | Lam Research Corporation | Methods for making hard masks useful in next-generation lithography |
US11988965B2 (en) | 2020-01-15 | 2024-05-21 | Lam Research Corporation | Underlayer for photoresist adhesion and dose reduction |
WO2023147212A1 (en) * | 2022-01-28 | 2023-08-03 | Lam Research Corporation | Enhanced euv underlayer effect with diffusion barrier layer |
CN116759384A (en) * | 2023-08-17 | 2023-09-15 | 长电集成电路(绍兴)有限公司 | Wiring layer, preparation method thereof and packaging structure |
Also Published As
Publication number | Publication date |
---|---|
TW200639476A (en) | 2006-11-16 |
US7569333B2 (en) | 2009-08-04 |
TWI338171B (en) | 2011-03-01 |
US20080003527A1 (en) | 2008-01-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI396885B (en) | Wire structure, method for fabricating wire, thin film transistor substrate, and method for fabricating the thin film transistor substrate | |
US7276732B2 (en) | Thin film transistor array panel | |
US7649581B2 (en) | Array substrate of an LCD comprising first and second gate insulating layers and method of fabricating the same | |
US7211898B2 (en) | Thin film transistor substrate and method for forming metal wire thereof | |
US6529251B2 (en) | Liquid crystal display device and method of manufacturing the same | |
US7608494B2 (en) | Thin film transistor array panel and a method for manufacturing the same | |
US6893908B2 (en) | Thin film transfer array substrate for liquid crystal display and method for fabricating same | |
US7336324B2 (en) | Array substrate for liquid crystal display device and fabricating method thereof | |
US6555409B2 (en) | Method for fabricating a thin film transistor array substrate for liquid crystal display | |
US7608493B2 (en) | Thin-film transistor substrate and method of manufacturing the same | |
US7755708B2 (en) | Pixel structure for flat panel display | |
US20100188592A1 (en) | Method for forming multilayer structure, method for manufacturing display panel, and display panel | |
US7569333B2 (en) | Wiring line structure and method for forming the same | |
US7005331B2 (en) | Method of manufacturing a thin film transistor array | |
US8946025B2 (en) | Manufacturing method of thin film and metal line for display using the same, thin film transistor array panel, and method for manufacturing the same | |
US7763416B2 (en) | Fabrication method of active device array substrate | |
CN100388067C (en) | Conductor structure and mfg. method thereof | |
US7928441B2 (en) | TFT array panel and fabricating method thereof | |
WO2023241586A1 (en) | Display substrate and preparation method therefor, and display panel | |
KR20080045961A (en) | Thin film transistor substrate and metod of fabricating the same | |
KR20010109789A (en) | thin film transistor array panel for liquid crystal display and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: AU OPTRONICS CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TSAI, TZENG-GUANG;HUANG, KUO-YU;LIN, HUI-FEN;AND OTHERS;REEL/FRAME:016886/0815 Effective date: 20050726 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |