US20060205224A1 - Large-scale trimming for ultra-narrow gates - Google Patents
Large-scale trimming for ultra-narrow gates Download PDFInfo
- Publication number
- US20060205224A1 US20060205224A1 US11/318,934 US31893405A US2006205224A1 US 20060205224 A1 US20060205224 A1 US 20060205224A1 US 31893405 A US31893405 A US 31893405A US 2006205224 A1 US2006205224 A1 US 2006205224A1
- Authority
- US
- United States
- Prior art keywords
- layer
- mask layer
- hard mask
- gate electrode
- width
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000009966 trimming Methods 0.000 title claims abstract description 40
- 239000004065 semiconductor Substances 0.000 claims abstract description 52
- 238000005530 etching Methods 0.000 claims description 60
- 229920002120 photoresistant polymer Polymers 0.000 claims description 60
- 238000000034 method Methods 0.000 claims description 46
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 26
- 229920005591 polysilicon Polymers 0.000 claims description 26
- 230000008569 process Effects 0.000 claims description 26
- 239000000758 substrate Substances 0.000 claims description 17
- 238000000059 patterning Methods 0.000 claims description 11
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 8
- 238000001039 wet etching Methods 0.000 claims description 6
- 238000001312 dry etching Methods 0.000 claims description 5
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 4
- 238000001020 plasma etching Methods 0.000 claims description 4
- 235000012239 silicon dioxide Nutrition 0.000 claims description 4
- 239000000377 silicon dioxide Substances 0.000 claims description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 4
- 239000011248 coating agent Substances 0.000 claims description 2
- 238000000576 coating method Methods 0.000 claims description 2
- 230000001939 inductive effect Effects 0.000 claims description 2
- 238000013459 approach Methods 0.000 description 14
- 230000000694 effects Effects 0.000 description 7
- 239000000463 material Substances 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000005669 field effect Effects 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- 230000001151 other effect Effects 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 239000006117 anti-reflective coating Substances 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000012993 chemical processing Methods 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000003628 erosive effect Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000005389 semiconductor device fabrication Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28123—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
Definitions
- This invention relates generally to semiconductor device fabrication, and more particularly to fabrication of such devices that have narrow and ultra-narrow gates.
- a gate is the control electrode in a field-effect transistor (FET).
- FET field-effect transistor
- a voltage applied to the gate regulates the conducting properties of the semiconductor channel region, which is usually located directly beneath the gate.
- MESFET metal semiconductor field effect transistor
- MOSFET metal oxide semiconductor field effect transistor
- Photoresist trimming is the process by which photoresist that has been applied to a semiconductor substrate is exposed to an exposure light source according to a pattern, developed to remove the part of the photoresist that was exposed, and finally further trimmed to remove even more of the photoresist.
- the part of the photoresist that was not exposed because it was beneath under opaque regions of the pattern during exposure usually remains.
- the polysilicon or other material deposited on the substrate below the photoresist is then trimmed to form gates and other features within the polysilicon.
- Patterning and trimming can be dry etching or wet etching processes.
- Wet etching refers to the use of wet chemical processing to selectively remove the material from the wafer. The chemicals are placed on the surface of the wafer, or the wafer itself is submerged in the chemicals. Dry etching refers to the use of plasma stripping, using a gas such as oxygen (O 2 ), C 2 F 6 and O 2 , or another gas. Whereas wet etching is a low-temperature process, dry etching is typically a high-temperature process.
- U.S. Pat. No. 6,174,818 describes one approach to photoresist trimming to achieve narrow gate electrodes.
- a stop layer 104 on top of a silicon wafer substrate 102 is deposited, in order, a stop layer 104 , a polysilicon layer 106 from which ultimately a gate will be formed, a hard mask layer 108 , and a (soft) photoresist layer 110 .
- the stop layer 104 is typically a type of oxide, and prevents etchant from removing material beyond the stop layer 104 .
- the hard mask layer 108 may be silicon dioxide, silicon nitride, an inorganic anti-reflecting coating (ARC), or another type of hard mask.
- ARC inorganic anti-reflecting coating
- the photoresist layer 110 is exposed to a light source through a pattern, and then etched by a development process to remove those parts of the layer 110 that were exposed to the light source, so that only those parts of the layer 110 that were not exposed to the light source remain.
- the resulting photoresist layer 110 is then further trimmed to remove more of the layer 110 .
- FIG. 1B The photoresist layer 110 has a smaller width in FIG. 1B as compared to in FIG. 1A , and also has some decrease in its height. The smaller width results from the parts of the layer 110 that were exposed to the light source being completely removed via development, and then trimming some of the remaining photoresist layer 110 to achieve a still narrower part of the layer 110 that remains. Trimming removes some of the height of the photoresist layer 110 , which is why the layer 110 has a smaller height in FIG. 1B than in FIG. 1A .
- the hard mask layer 108 is next etched to remove the exposed parts of the hard mask layer 108 that are not beneath the remaining photoresist layer 110 . This is shown in FIG. 1C .
- the hard mask layer 108 has a width substantially equal to that of the photoresist layer 110 .
- the etching that removes the exposed parts of the hard mask layer 108 also removes some more of the remaining photoresist layer 110 .
- the layer 110 in FIG. 1C therefore has a smaller height than it does in FIG. 1B .
- the remaining photoresist layer 110 is then removed, as shown in FIG. 1D , such as by a photoresist stripping process.
- the polysilicon layer 106 is next etched via a gate etching process to remove the exposed parts of the layer 106 that are not beneath the remaining hard mask layer 108 . This is shown in FIG. 1E .
- the etching forms the gate within the polysilicon layer 106 , so that the layer 106 has a width corresponding to the width of the hard mask layer 108 that remains.
- the stop layer 104 is also etched to substantially the silicon substrate 102 .
- the stop layer 104 acts to stop the etching process from etching the substrate 102 itself, where etching of the thin layer 104 is slower than the thicker layer 106 .
- the hard mask layer 108 is removed, as shown in FIG. 1F , resulting in the finished gate as the remaining polysilicon layer 106 , on top of the stop layer 104 and the substrate 102 .
- the photoresist trimming that results in FIG. 1B is referred to as critical dimension (CD) trimming.
- CD critical dimension
- the width of the polysilicon layer 106 in FIG. 1F is substantially identical to the width of the hard mask layer 108 in FIG. 1E , which itself is substantially identical to the width of the photoresist layer 110 in FIG. 1B .
- Controlling the width of the photoresist layer 110 during photoresist trimming from FIG. 1A to FIG. 1B thus ultimately controls the width of the gate in the polysilicon layer 106 in FIG. 1F .
- the gate width is a CD of the semiconductor device being fabricated, where a CD is generally defined as a geometry or space used as a gauge to monitor the pattern size and ensure that it is within a customer's specification.
- photoresist trimming can only trim about 0.05 micron from the width of a photoresist layer, limiting how narrow the width of a gate can be fabricated.
- the width of the photoresist layer is initially 0.11 micron, for instance, this means that the narrowest the CD width of a gate that can be fabricated is 0.06 micron.
- This is problematic, because new semiconductor device designs may require a gate with a much smaller width. For example, some new semiconductor device designs may require a gate having a width of 0.035 micron.
- even achieving photoresist trimming of about 0.05 micron is difficult, because local pattern density and other effects may cause defects in the semiconductor devices resulting from such large-scale trimming.
- Local pattern density effects are those that result from some semiconductor features being less or more dense in a desired pattern than other features. For example, in an etch process that forms metal lines by etching all but narrow strips of a blanket metal layer, isolated lines of a given designed width may end up wider on the wafer than densely-packed lines of the same designed width due to etch-loading. This results in variation of similarly designed features on the resulting semiconductor device depending on the density of those features in the desired pattern.
- Other pattern density effects include metal, such as copper and aluminum, recession, dielectric erosion, feature edge rounding, and large-scale feature non-uniformities.
- the limit to which photoresist trimming can be achieved is thus substantially 0.05 micron, assuming that local pattern density and other effects can be otherwise controlled. This is shown in the graph 200 of FIG. 2 .
- the x-axis 202 measures trimming time in seconds
- the y-axis 204 measures CD bias, which corresponds to in absolute terms the amount of photoresist width that can be trimmed, in nanometers (nm).
- acceptable photoresist trimming can be accomplished for a duration between 40 seconds, as denoted by the point 208 , and 100 seconds, as denoted by the point 210 .
- photoresist trimming results in a CD bias of little less than ⁇ 20 nm, which corresponds to 0.02 micron of the photoresist width being trimmed.
- the CD bias increases in absolute terms until it reaches 100 seconds, at the point 210 , at which photoresist trimming results in a CD bias of nearly ⁇ 50 nm. This corresponds to 0.05 micron of the photoresist width being trimmed.
- U.S. Pat. No. 6,013,570 describes a solution to avoid the local pattern density effects that can result from the wide-scale photoresist trimming of U.S. Pat. No. 6,174,818 that has been described with reference to FIGS. 1A-1F .
- a stop layer 304 on top of a silicon wafer substrate 302 is deposited, in order, a stop layer 304 , a polysilicon layer 306 from which ultimately a gate will be formed, a hard mask layer 308 , and a (soft) photoresist layer 310 .
- the stop layer 304 is typically a type of oxide, and prevents etchant from removing material beyond the stop layer 304 .
- the hard mask layer 308 may be silicon dioxide, silicon nitride, an inorganic ARC, or another type of hard mask.
- the photoresist layer 310 is exposed to a light source through a pattern, and then developed to remove those parts of the layer 310 that were exposed to the light source, so that only those parts of the layer 310 that were not exposed to the light source remain. This is shown in FIG. 3B .
- the photoresist layer 310 has a smaller width in FIG. 3B as compared to in FIG. 3A . The smaller width results from the parts of the layer 310 that were exposed to the light source being completely removed.
- the hard mask layer 308 is next etched to remove the exposed parts of the hard mask layer 308 that are not beneath the remaining photoresist layer 310 . This is shown in FIG. 3C .
- the hard mask layer 308 has a width substantially equal to that of the photoresist layer 310 .
- the etching that removes the exposed parts of the hard mask layer 308 also removes some of the remaining photoresist layer 310 .
- the layer 310 in FIG. 3C therefore has a smaller height than it does in FIG. 3B .
- the polysilicon layer 306 is next etched via a gate etching process to remove the exposed parts of the layer 306 that are not beneath the remaining polysilicon layer 310 and the remaining hard mask layer 308 . This is shown in FIG. 3D .
- the etching forms the gate within the polysilicon layer 306 , so that the layer 306 has a width corresponding to the width of the hard mask layer 308 that remains.
- the stop layer 304 acts to stop the etching process from etching the substrate 302 itself.
- the etching that removes the exposed parts of the polysilicon layer 306 also removes some more of the remaining photoresist layer 310 , which is why the layer 306 has a smaller height in FIG. 3D than in FIG. 3C .
- the remaining photoresist 306 is then removed, such as by using a photoresist stripping process, and the width of the polysilicon layer 306 is further decreased by isotropic etching. This is shown in FIG. 3E .
- the isotropic etching does not affect the width of the stop layer 304 , however, such that the stop layer 304 serves to prevent the isotropic etching from etching the substrate 302 .
- the hard mask layer 308 is removed, as shown in FIG. 3F , resulting in the finished gate as the remaining polysilicon layer 306 , on top of the stop layer 304 and the substrate 302 .
- the removal of the hard mask layer 308 may also remove the parts of the stop layer 304 that are not directly beneath the layer 306 , such that the stop layer 304 again serves to protect the substrate 302 from being removed.
- the width of the resulting gate formed in the polysilicon layer 306 in FIG. 3F is substantially the same as that of the resulting gate formed in the polysilicon layer 106 in FIG. 1F .
- the photoresist patterning resulting in FIG. 3B results in less width of the photoresist layer 310 being removed than the width of the photoresist layer 110 in FIG. 1B resulting from photoresist trimming.
- the approach that has been immediately described performs its CD process by the isotropic etching of the polysilicon layer 306 that results in FIG. 3E .
- the isotropic etching resulting in FIG. 3E is thus referred to as CD etching, because it is the process that defines the CD of the semiconductor device being fabricated, the gate in the remaining polysilicon layer 306 in FIG. 3F .
- Isotropic etching in the context of FIG. 3E , is the removal by etchant of the polysilicon layer 306 even beneath the hard mask layer 308 .
- Isotropic etching is controlled only with difficulty. Over etching may result, which is more isotropic etching than desired. Furthermore, too much isotropic etching can result in lifting of the hard mask layer 308 , such that the polysilicon layer 306 is significantly etched even directly beneath the hard mask layer 308 , as a result of the layer 308 peeling upward.
- Isotropic etching uses a non-selective etchant, which in high-density devices having multiple layer stacks can result in microloading.
- Microloading is a change in the local etch rate relative to the area of material being removed, which also causes the isotropic etching resulting in FIG. 3E to be difficult to control.
- using isotropic etching to avoid the local pattern density effects of large-scale photoresist trimming effectively replaces one set of problems and difficulties with another.
- ultra-narrow gates may have a width less than 0.06 micron, and perhaps as narrow 0.035 micron. For this and other reasons, therefore, there is a need for the present invention.
- the invention relates to large-scale trimming to form ultra-narrow gates in semiconductor devices.
- a semiconductor wafer has, in order from bottom to top, a gate dielectric layer, a gate electrode layer, a hard mask layer, and a soft mask layer.
- the soft mask layer is patterned.
- the hard mask layer is etched, resulting in the hard mask layer having a width substantially identical to the width of the soft mask layer as patterned.
- the soft mask layer is removed.
- the hard mask layer is trimmed to further narrow its width.
- the gate electrode layer, and optionally the gate dielectric layer are etched, so that the gate electrode layer has a width substantially identical to the width of the hard mask layer as trimmed.
- the gate electrode layer as etched is the ultra-narrow gate electrode on the semiconductor wafer.
- the hard mask layer is finally removed.
- Embodiments of the invention provide for advantages over the prior art. Greater than 0.05 micron, and preferably 0.075 micron, of width in the gate electrode layer is removed as a result of etching the gate electrode layer after a substantially identical width of the hard mask layer is removed by etching and trimming. This large-scale trimming results in an ultra-narrow gate being formed in the gate electrode layer. Where the gate electrode layer before etching has a width of 0.11 micron, after etching it can have a narrow width of 0.035 micron, substantially narrower than that provided by the prior art.
- the local pattern density effects of U.S. Pat. No. 6,174,818 are avoided because large-scale soft (photoresist) layer patterning is avoided.
- the problems associated with U.S. Pat. No. 6,013,570 are avoided, because substantial isotropic etching of the gate electrode (polysilicon) layer is also avoided.
- FIGS. 1A, 1B , 1 C, 1 D, 1 E, and 1 F are diagrams showing the performance of the approach described in U.S. Pat. No. 6,174,818 to achieve a narrow transistor gate.
- FIG. 2 is a graph showing the limits to which large-scale photoresist trimming can be accomplished.
- FIGS. 3A, 3B , 3 C, 3 D, 3 E, and 3 F are diagrams showing the performance of the approach described in U.S. Pat. No. 6,013,570 to achieve a narrow transistor gate.
- FIG. 4 is a flowchart of a method to achieve an ultra-narrow transistor gate, according to an embodiment of the invention.
- FIGS. 5A, 5B , 5 C, 5 D, 5 E, 5 F, and 5 G are diagrams showing the performance of the method of FIG. 4 to achieve an ultra-narrow transistor gate, according to an embodiment of the invention.
- FIG. 4 shows a method 400 according to which an embodiment of the invention can form an ultra-narrow gate on a semiconductor device.
- the method 400 starts with a semiconductor wafer having deposited thereon from bottom to top, a gate dielectric layer, a gate electrode layer, a hard mask layer, and a soft mask layer ( 402 ). This may be accomplished by depositing or otherwise providing each of these layers in succession on the wafer.
- the resulting wafer is shown in FIG. 5A , where the wafer substrate 502 has a gate dielectric layer 504 , a gate electrode layer 506 , a hard mask layer 508 , and a soft mask layer 510 .
- the gate dielectric layer 504 may be an oxide or nitride layer, and may optionally have an inorganic anti-reflective coating (ARC) thereon.
- the gate electrode layer 506 may be a doped or undoped polysilicon layer.
- the hard mask layer 508 may be a silicon dioxide, silicon nitride, or an inorganic ARC layer.
- the soft mask layer 510 may be a photoresist layer.
- the soft mask layer is patterned ( 404 ).
- Patterning may be accomplished by a photolithographic process, such as one that first exposes the soft mask layer to a light source through a photomask, such as a reticle, and then develops the soft mask layer to remove the layer as exposed to the light source, and leaving the layer as unexposed to the light source.
- FIG. 5B The result of the patterning is shown in FIG. 5B , in which the soft mask layer 510 has been patterned to have a narrower width than before it was patterned.
- the hard mask layer is etched ( 406 ). This results in the hard mask layer having a width substantially identical to the width of the soft mask layer as patterned. Etching may be performed by reactive-ion etching (RIE), using an inductive coupled plasma (ICP) process. Some oxygen ashing may result. The result of the etching is shown in FIG. 5C , in which the hard mask layer 508 has been etched to have the same width as the soft mask layer 510 . Furthermore, the etching process may remove some of the height of the soft mask layer 510 , as shown in FIG. 5C .
- RIE reactive-ion etching
- ICP inductive coupled plasma
- the soft mask layer is removed ( 408 ). This may be accomplished by photoresist stripping the soft mask layer, where the soft mask layer is photoresist.
- the result of the soft mask layer removal is shown in FIG. 5D , in which the soft mask layer 510 of FIG. 5C is no longer present.
- the hard mask layer is trimmed ( 410 ). Trimming further narrows the width of the hard mask layer, where the etching of the hard mask layer had previously initially trimmed the width of the hard mask layer. Trimming may be accomplished by wet etching, such as by using a H 3 PO 4 solution, or dry etching. Trimming may remove some of the height of the hard mask layer, in addition to its width. For this reason, the hard mask layer may initially have a thickness, or height, between 700 and 800 angstrom, as compared to a thickness of 400 angstrom as in the prior art. Wet etching can result in the width of the hard mask layer being as narrow as 30 nanometers.
- the etching is primarily anistropic, where only the sides of the hard mask layer are etched, but preferably also includes some isotropic etching, where the top of the layer is etched. This can be accomplished by having a bias power between zero and ten watts.
- the result of the hard mask layer trimming is shown in FIG. 5E , in which the hard mask layer 508 has a narrower width than in FIG. 5D , and further has some decrease in height.
- the gate electrode, and optionally the gate dielectric, layers are etched ( 412 ). This results in the gate electrode layer and optionally the gate dielectric layer having a width substantially identical to the width of the hard mask layer as trimmed.
- the gate electrode layer as etched is the ultra-narrow gate electrode of the semiconductor device being fabricated.
- the gate dielectric layer may also be etched, where this layer serves as a stop layer so that the underlying substrate is not etched. Some of the height of hard mask layer, such as one-half thereof, may also be removed by this etching process. However, a minimum of 100 angstrom in height of the hard mask layer preferably remains, to avoid shouldering, or corner rounding, of the gate.
- the etching process may be performed by a lithographic and/or another process.
- the result of the gate electrode layer etching is shown in FIG. 5F , in which the gate electrode layer 506 and the gate dielectric layer 504 each have a width substantially identical to that of the hard mask layer 508 , and the height of the hard mask layer 508 has been reduced as compared to in FIG. 5E .
- the hard mask layer is finally removed ( 414 ). This results in only the gate electrode layer and the gate dielectric layer remaining on the semiconductor wafer substrate, where the gate electrode layer has been formed into the gate electrode of the semiconductor device being fabricated. This is shown in FIG. 5G , in which the ultra-narrow gate electrode of the device is the gate electrode layer 506 , which is over the gate dielectric layer 504 on the substrate 502 .
- the hard mask layer 508 remaining in FIG. 5F has been removed in FIG. 5G .
- the resulting ultra-narrow gate electrode formed by performance of the method 400 of FIG. 4 is such that greater than 50 nanometers in width of the gate electrode layer can be removed. More than 70 nanometers in width in fact can be removed by the method 400 . For example, starting with an initial width of 110 nanometers, 75 nanometers of the gate electrode layer can be removed to form an ultra-narrow gate electrode having a width of only 35 nanometers. The removal is specifically provided by the gate etching of 412 as shown in FIG. 5F , where the part of the gate electrode layer not beneath the hard mask layer is removed. The narrow width of the hard mask layer, to which the width of the gate electrode layer is substantially identically etched, is achieved by the hard mask trimming of 410 shown in FIG.
- the hard mask etching specifically results in narrowing of the hard mask layer to a width substantially identical to that of a patterned soft mask layer, resulting from the patterning of 404 shown in FIG. 5B .
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
- Drying Of Semiconductors (AREA)
Abstract
Large-scale trimming for forming ultra-narrow gates for semiconductor devices is disclosed. A hard mask layer on a semiconductor wafer below a patterned soft mask layer on the semiconductor wafer is etched to narrow a width of the hard mask layer. The hard mask layer is trimmed to further narrow the width of the hard mask layer, where the soft mask layer has been removed. At least a gate electrode layer below the hard mask layer on the semiconductor wafer is etched, resulting in the gate electrode layer having a width substantially identical to the width of the hard mask layer as trimmed. The gate electrode layer as etched forms the ultra-narrow gate electrode on the semiconductor wafer, where the hard mask layer has been removed.
Description
- This invention relates generally to semiconductor device fabrication, and more particularly to fabrication of such devices that have narrow and ultra-narrow gates.
- Since the invention of the integrated circuit (IC), semiconductor chip features have become exponentially smaller and the number of transistors per device exponentially larger. Advanced IC's with hundreds of millions of transistors at feature sizes of 0.25 micron, 0.18 micron, and less are becoming routine. Improvement in overlay tolerances in photolithography, and the introduction of new light sources with progressively shorter wavelengths, have allowed optical steppers to significantly reduce the resolution limit for semiconductor fabrication far beyond one micron. To continue to make chip features smaller, and increase the transistor density of semiconductor devices, IC's have begun to be manufactured that have features smaller than the lithographic wavelength.
- One feature that has particularly decreased in size is the transistor gate. A gate is the control electrode in a field-effect transistor (FET). A voltage applied to the gate regulates the conducting properties of the semiconductor channel region, which is usually located directly beneath the gate. In a MESFET (metal semiconductor field effect transistor), the gate is in intimate contact with the semiconductor. In a MOSFET (metal oxide semiconductor field effect transistor), it is separated from the semiconductor by a thin oxide, typically 100-1000 angstroms thick.
- Most current semiconductor fabrication processes can achieve gates that have a width no smaller than 0.05 micron. These processes may use photoresist dry trimming to achieve so-called narrow gates of this width. Photoresist trimming is the process by which photoresist that has been applied to a semiconductor substrate is exposed to an exposure light source according to a pattern, developed to remove the part of the photoresist that was exposed, and finally further trimmed to remove even more of the photoresist. The part of the photoresist that was not exposed because it was beneath under opaque regions of the pattern during exposure usually remains. The polysilicon or other material deposited on the substrate below the photoresist is then trimmed to form gates and other features within the polysilicon.
- Patterning and trimming can be dry etching or wet etching processes. Wet etching refers to the use of wet chemical processing to selectively remove the material from the wafer. The chemicals are placed on the surface of the wafer, or the wafer itself is submerged in the chemicals. Dry etching refers to the use of plasma stripping, using a gas such as oxygen (O2), C2F6 and O2, or another gas. Whereas wet etching is a low-temperature process, dry etching is typically a high-temperature process.
- U.S. Pat. No. 6,174,818 describes one approach to photoresist trimming to achieve narrow gate electrodes. As shown in
FIG. 1A , on top of asilicon wafer substrate 102 is deposited, in order, astop layer 104, apolysilicon layer 106 from which ultimately a gate will be formed, ahard mask layer 108, and a (soft)photoresist layer 110. Thestop layer 104 is typically a type of oxide, and prevents etchant from removing material beyond thestop layer 104. Thehard mask layer 108 may be silicon dioxide, silicon nitride, an inorganic anti-reflecting coating (ARC), or another type of hard mask. - The
photoresist layer 110 is exposed to a light source through a pattern, and then etched by a development process to remove those parts of thelayer 110 that were exposed to the light source, so that only those parts of thelayer 110 that were not exposed to the light source remain. The resultingphotoresist layer 110 is then further trimmed to remove more of thelayer 110. This is shown inFIG. 1B . Thephotoresist layer 110 has a smaller width inFIG. 1B as compared to inFIG. 1A , and also has some decrease in its height. The smaller width results from the parts of thelayer 110 that were exposed to the light source being completely removed via development, and then trimming some of the remainingphotoresist layer 110 to achieve a still narrower part of thelayer 110 that remains. Trimming removes some of the height of thephotoresist layer 110, which is why thelayer 110 has a smaller height inFIG. 1B than inFIG. 1A . - The
hard mask layer 108 is next etched to remove the exposed parts of thehard mask layer 108 that are not beneath the remainingphotoresist layer 110. This is shown inFIG. 1C . Thehard mask layer 108 has a width substantially equal to that of thephotoresist layer 110. The etching that removes the exposed parts of thehard mask layer 108 also removes some more of the remainingphotoresist layer 110. Thelayer 110 inFIG. 1C therefore has a smaller height than it does inFIG. 1B . The remainingphotoresist layer 110 is then removed, as shown inFIG. 1D , such as by a photoresist stripping process. - The
polysilicon layer 106 is next etched via a gate etching process to remove the exposed parts of thelayer 106 that are not beneath the remaininghard mask layer 108. This is shown inFIG. 1E . The etching forms the gate within thepolysilicon layer 106, so that thelayer 106 has a width corresponding to the width of thehard mask layer 108 that remains. Thestop layer 104 is also etched to substantially thesilicon substrate 102. Thestop layer 104 acts to stop the etching process from etching thesubstrate 102 itself, where etching of thethin layer 104 is slower than thethicker layer 106. Finally, thehard mask layer 108 is removed, as shown inFIG. 1F , resulting in the finished gate as theremaining polysilicon layer 106, on top of thestop layer 104 and thesubstrate 102. - The photoresist trimming that results in
FIG. 1B is referred to as critical dimension (CD) trimming. This is because it is the process that defines the CD of the semiconductor device being fabricated, the gate in theremaining polysilicon layer 106 inFIG. 1F . That is, the width of thepolysilicon layer 106 inFIG. 1F is substantially identical to the width of thehard mask layer 108 inFIG. 1E , which itself is substantially identical to the width of thephotoresist layer 110 inFIG. 1B . Controlling the width of thephotoresist layer 110 during photoresist trimming fromFIG. 1A toFIG. 1B thus ultimately controls the width of the gate in thepolysilicon layer 106 inFIG. 1F . The gate width is a CD of the semiconductor device being fabricated, where a CD is generally defined as a geometry or space used as a gauge to monitor the pattern size and ensure that it is within a customer's specification. - However, photoresist trimming can only trim about 0.05 micron from the width of a photoresist layer, limiting how narrow the width of a gate can be fabricated. Where the width of the photoresist layer is initially 0.11 micron, for instance, this means that the narrowest the CD width of a gate that can be fabricated is 0.06 micron. This is problematic, because new semiconductor device designs may require a gate with a much smaller width. For example, some new semiconductor device designs may require a gate having a width of 0.035 micron. Furthermore, even achieving photoresist trimming of about 0.05 micron is difficult, because local pattern density and other effects may cause defects in the semiconductor devices resulting from such large-scale trimming.
- Local pattern density effects are those that result from some semiconductor features being less or more dense in a desired pattern than other features. For example, in an etch process that forms metal lines by etching all but narrow strips of a blanket metal layer, isolated lines of a given designed width may end up wider on the wafer than densely-packed lines of the same designed width due to etch-loading. This results in variation of similarly designed features on the resulting semiconductor device depending on the density of those features in the desired pattern. Other pattern density effects include metal, such as copper and aluminum, recession, dielectric erosion, feature edge rounding, and large-scale feature non-uniformities.
- The limit to which photoresist trimming can be achieved is thus substantially 0.05 micron, assuming that local pattern density and other effects can be otherwise controlled. This is shown in the
graph 200 ofFIG. 2 . Thex-axis 202 measures trimming time in seconds, whereas the y-axis 204 measures CD bias, which corresponds to in absolute terms the amount of photoresist width that can be trimmed, in nanometers (nm). As indicated by theline 206, acceptable photoresist trimming can be accomplished for a duration between 40 seconds, as denoted by thepoint point 208, photoresist trimming results in a CD bias of little less than −20 nm, which corresponds to 0.02 micron of the photoresist width being trimmed. The CD bias increases in absolute terms until it reaches 100 seconds, at the point 210, at which photoresist trimming results in a CD bias of nearly −50 nm. This corresponds to 0.05 micron of the photoresist width being trimmed. - U.S. Pat. No. 6,013,570 describes a solution to avoid the local pattern density effects that can result from the wide-scale photoresist trimming of U.S. Pat. No. 6,174,818 that has been described with reference to
FIGS. 1A-1F . First, as shown inFIG. 3A , on top of asilicon wafer substrate 302 is deposited, in order, astop layer 304, apolysilicon layer 306 from which ultimately a gate will be formed, ahard mask layer 308, and a (soft)photoresist layer 310. Thestop layer 304 is typically a type of oxide, and prevents etchant from removing material beyond thestop layer 304. Thehard mask layer 308 may be silicon dioxide, silicon nitride, an inorganic ARC, or another type of hard mask. - The
photoresist layer 310 is exposed to a light source through a pattern, and then developed to remove those parts of thelayer 310 that were exposed to the light source, so that only those parts of thelayer 310 that were not exposed to the light source remain. This is shown inFIG. 3B . Thephotoresist layer 310 has a smaller width inFIG. 3B as compared to inFIG. 3A . The smaller width results from the parts of thelayer 310 that were exposed to the light source being completely removed. - The
hard mask layer 308 is next etched to remove the exposed parts of thehard mask layer 308 that are not beneath the remainingphotoresist layer 310. This is shown inFIG. 3C . Thehard mask layer 308 has a width substantially equal to that of thephotoresist layer 310. The etching that removes the exposed parts of thehard mask layer 308 also removes some of the remainingphotoresist layer 310. Thelayer 310 inFIG. 3C therefore has a smaller height than it does inFIG. 3B . - The
polysilicon layer 306 is next etched via a gate etching process to remove the exposed parts of thelayer 306 that are not beneath the remainingpolysilicon layer 310 and the remaininghard mask layer 308. This is shown inFIG. 3D . The etching forms the gate within thepolysilicon layer 306, so that thelayer 306 has a width corresponding to the width of thehard mask layer 308 that remains. Thestop layer 304 acts to stop the etching process from etching thesubstrate 302 itself. The etching that removes the exposed parts of thepolysilicon layer 306 also removes some more of the remainingphotoresist layer 310, which is why thelayer 306 has a smaller height inFIG. 3D than inFIG. 3C . - The remaining
photoresist 306 is then removed, such as by using a photoresist stripping process, and the width of thepolysilicon layer 306 is further decreased by isotropic etching. This is shown inFIG. 3E . The isotropic etching does not affect the width of thestop layer 304, however, such that thestop layer 304 serves to prevent the isotropic etching from etching thesubstrate 302. Finally, thehard mask layer 308 is removed, as shown inFIG. 3F , resulting in the finished gate as the remainingpolysilicon layer 306, on top of thestop layer 304 and thesubstrate 302. The removal of thehard mask layer 308 may also remove the parts of thestop layer 304 that are not directly beneath thelayer 306, such that thestop layer 304 again serves to protect thesubstrate 302 from being removed. - The width of the resulting gate formed in the
polysilicon layer 306 inFIG. 3F is substantially the same as that of the resulting gate formed in thepolysilicon layer 106 inFIG. 1F . The photoresist patterning resulting inFIG. 3B results in less width of thephotoresist layer 310 being removed than the width of thephotoresist layer 110 inFIG. 1B resulting from photoresist trimming. To achieve the same resulting gate width, the approach that has been immediately described performs its CD process by the isotropic etching of thepolysilicon layer 306 that results inFIG. 3E . The isotropic etching resulting inFIG. 3E is thus referred to as CD etching, because it is the process that defines the CD of the semiconductor device being fabricated, the gate in the remainingpolysilicon layer 306 inFIG. 3F . - The approach of U.S. Pat. No. 6,013,570 described with reference to
FIGS. 3A-3F avoids the local pattern density effects that can result from large-scale photoresist removal, such as that which the approach of U.S. Pat. No. 6,174,818 described with reference toFIGS. 1A-1F accomplishes. This is because the former approach avoids having to remove as much photoresist by the patterning that results inFIG. 3B as the latter approach does by the patterning and trimming that results inFIG. 1B . However, the approach of U.S. Pat. No. 6,013,570 is still disadvantageous, owing to its reliance on isotropic etching thepolysilicon layer 306 as the CD process that results inFIG. 3E . - Isotropic etching, in the context of
FIG. 3E , is the removal by etchant of thepolysilicon layer 306 even beneath thehard mask layer 308. Isotropic etching is controlled only with difficulty. Over etching may result, which is more isotropic etching than desired. Furthermore, too much isotropic etching can result in lifting of thehard mask layer 308, such that thepolysilicon layer 306 is significantly etched even directly beneath thehard mask layer 308, as a result of thelayer 308 peeling upward. Isotropic etching uses a non-selective etchant, which in high-density devices having multiple layer stacks can result in microloading. Microloading is a change in the local etch rate relative to the area of material being removed, which also causes the isotropic etching resulting inFIG. 3E to be difficult to control. To this end, using isotropic etching to avoid the local pattern density effects of large-scale photoresist trimming effectively replaces one set of problems and difficulties with another. - In any case, neither the approach of U.S. Pat. No. 6,174,818, nor the approach of U.S. Pat. No. 6,013,570, can achieve a gate width of substantially less than 0.06 micron when beginning with a photoresist layer having an initial width of 0.11 micron. Whereas the former approach may experience local pattern density effects, the latter approach may experience isotropic etching difficulties. Neither approach, however, typically provides for the fabrication of ultra-narrow transistor gates, generally defined as gates resulting from (soft) photoresist and/or hard mask trimming in excess of 0.05 micron. For example, starting with photoresist and hard layers having an initial width of 0.11 micron, such ultra-narrow gates may have a width less than 0.06 micron, and perhaps as narrow 0.035 micron. For this and other reasons, therefore, there is a need for the present invention.
- The invention relates to large-scale trimming to form ultra-narrow gates in semiconductor devices. A semiconductor wafer has, in order from bottom to top, a gate dielectric layer, a gate electrode layer, a hard mask layer, and a soft mask layer. The soft mask layer is patterned. The hard mask layer is etched, resulting in the hard mask layer having a width substantially identical to the width of the soft mask layer as patterned. The soft mask layer is removed. The hard mask layer is trimmed to further narrow its width. The gate electrode layer, and optionally the gate dielectric layer, are etched, so that the gate electrode layer has a width substantially identical to the width of the hard mask layer as trimmed. The gate electrode layer as etched is the ultra-narrow gate electrode on the semiconductor wafer. The hard mask layer is finally removed.
- Embodiments of the invention provide for advantages over the prior art. Greater than 0.05 micron, and preferably 0.075 micron, of width in the gate electrode layer is removed as a result of etching the gate electrode layer after a substantially identical width of the hard mask layer is removed by etching and trimming. This large-scale trimming results in an ultra-narrow gate being formed in the gate electrode layer. Where the gate electrode layer before etching has a width of 0.11 micron, after etching it can have a narrow width of 0.035 micron, substantially narrower than that provided by the prior art. The local pattern density effects of U.S. Pat. No. 6,174,818 are avoided because large-scale soft (photoresist) layer patterning is avoided. The problems associated with U.S. Pat. No. 6,013,570 are avoided, because substantial isotropic etching of the gate electrode (polysilicon) layer is also avoided.
- Other advantages, embodiments, and aspects of the invention will become apparent by reading the detailed description that follows, and by referencing the attached drawings.
-
FIGS. 1A, 1B , 1C, 1D, 1E, and 1F are diagrams showing the performance of the approach described in U.S. Pat. No. 6,174,818 to achieve a narrow transistor gate. -
FIG. 2 is a graph showing the limits to which large-scale photoresist trimming can be accomplished. -
FIGS. 3A, 3B , 3C, 3D, 3E, and 3F are diagrams showing the performance of the approach described in U.S. Pat. No. 6,013,570 to achieve a narrow transistor gate. -
FIG. 4 is a flowchart of a method to achieve an ultra-narrow transistor gate, according to an embodiment of the invention. -
FIGS. 5A, 5B , 5C, 5D, 5E, 5F, and 5G are diagrams showing the performance of the method ofFIG. 4 to achieve an ultra-narrow transistor gate, according to an embodiment of the invention. - In the following detailed description of exemplary embodiments of the invention, reference is made to the accompanying drawings that form a part hereof, and in which is shown by way of illustration specific exemplary embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized, and logical, mechanical, and other changes may be made without departing from the spirit or scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims.
-
FIG. 4 shows amethod 400 according to which an embodiment of the invention can form an ultra-narrow gate on a semiconductor device. Themethod 400 starts with a semiconductor wafer having deposited thereon from bottom to top, a gate dielectric layer, a gate electrode layer, a hard mask layer, and a soft mask layer (402). This may be accomplished by depositing or otherwise providing each of these layers in succession on the wafer. The resulting wafer is shown inFIG. 5A , where thewafer substrate 502 has agate dielectric layer 504, agate electrode layer 506, ahard mask layer 508, and asoft mask layer 510. Thegate dielectric layer 504 may be an oxide or nitride layer, and may optionally have an inorganic anti-reflective coating (ARC) thereon. Thegate electrode layer 506 may be a doped or undoped polysilicon layer. Thehard mask layer 508 may be a silicon dioxide, silicon nitride, or an inorganic ARC layer. Thesoft mask layer 510 may be a photoresist layer. - Referring back to
FIG. 4 , the soft mask layer is patterned (404). Patterning may be accomplished by a photolithographic process, such as one that first exposes the soft mask layer to a light source through a photomask, such as a reticle, and then develops the soft mask layer to remove the layer as exposed to the light source, and leaving the layer as unexposed to the light source. The result of the patterning is shown inFIG. 5B , in which thesoft mask layer 510 has been patterned to have a narrower width than before it was patterned. - Referring back to
FIG. 4 , the hard mask layer is etched (406). This results in the hard mask layer having a width substantially identical to the width of the soft mask layer as patterned. Etching may be performed by reactive-ion etching (RIE), using an inductive coupled plasma (ICP) process. Some oxygen ashing may result. The result of the etching is shown inFIG. 5C , in which thehard mask layer 508 has been etched to have the same width as thesoft mask layer 510. Furthermore, the etching process may remove some of the height of thesoft mask layer 510, as shown inFIG. 5C . - Referring back to
FIG. 4 , the soft mask layer is removed (408). This may be accomplished by photoresist stripping the soft mask layer, where the soft mask layer is photoresist. The result of the soft mask layer removal is shown inFIG. 5D , in which thesoft mask layer 510 ofFIG. 5C is no longer present. - Referring back to
FIG. 4 , the hard mask layer is trimmed (410). Trimming further narrows the width of the hard mask layer, where the etching of the hard mask layer had previously initially trimmed the width of the hard mask layer. Trimming may be accomplished by wet etching, such as by using a H3PO4 solution, or dry etching. Trimming may remove some of the height of the hard mask layer, in addition to its width. For this reason, the hard mask layer may initially have a thickness, or height, between 700 and 800 angstrom, as compared to a thickness of 400 angstrom as in the prior art. Wet etching can result in the width of the hard mask layer being as narrow as 30 nanometers. The etching is primarily anistropic, where only the sides of the hard mask layer are etched, but preferably also includes some isotropic etching, where the top of the layer is etched. This can be accomplished by having a bias power between zero and ten watts. The result of the hard mask layer trimming is shown inFIG. 5E , in which thehard mask layer 508 has a narrower width than inFIG. 5D , and further has some decrease in height. - Referring back to
FIG. 4 , the gate electrode, and optionally the gate dielectric, layers are etched (412). This results in the gate electrode layer and optionally the gate dielectric layer having a width substantially identical to the width of the hard mask layer as trimmed. The gate electrode layer as etched is the ultra-narrow gate electrode of the semiconductor device being fabricated. The gate dielectric layer may also be etched, where this layer serves as a stop layer so that the underlying substrate is not etched. Some of the height of hard mask layer, such as one-half thereof, may also be removed by this etching process. However, a minimum of 100 angstrom in height of the hard mask layer preferably remains, to avoid shouldering, or corner rounding, of the gate. The etching process may be performed by a lithographic and/or another process. The result of the gate electrode layer etching is shown inFIG. 5F , in which thegate electrode layer 506 and thegate dielectric layer 504 each have a width substantially identical to that of thehard mask layer 508, and the height of thehard mask layer 508 has been reduced as compared to inFIG. 5E . - Referring back to
FIG. 4 , the hard mask layer is finally removed (414). This results in only the gate electrode layer and the gate dielectric layer remaining on the semiconductor wafer substrate, where the gate electrode layer has been formed into the gate electrode of the semiconductor device being fabricated. This is shown inFIG. 5G , in which the ultra-narrow gate electrode of the device is thegate electrode layer 506, which is over thegate dielectric layer 504 on thesubstrate 502. Thehard mask layer 508 remaining inFIG. 5F has been removed inFIG. 5G . - The resulting ultra-narrow gate electrode formed by performance of the
method 400 ofFIG. 4 is such that greater than 50 nanometers in width of the gate electrode layer can be removed. More than 70 nanometers in width in fact can be removed by themethod 400. For example, starting with an initial width of 110 nanometers, 75 nanometers of the gate electrode layer can be removed to form an ultra-narrow gate electrode having a width of only 35 nanometers. The removal is specifically provided by the gate etching of 412 as shown inFIG. 5F , where the part of the gate electrode layer not beneath the hard mask layer is removed. The narrow width of the hard mask layer, to which the width of the gate electrode layer is substantially identically etched, is achieved by the hard mask trimming of 410 shown inFIG. 5E , and the hard mask etching of 406 shown inFIG. 5C . The hard mask etching specifically results in narrowing of the hard mask layer to a width substantially identical to that of a patterned soft mask layer, resulting from the patterning of 404 shown inFIG. 5B . - It is noted that, although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement is calculated to achieve the same purpose may be substituted for the specific embodiments shown. This application is intended to cover any adaptations or variations of the present invention. For example, cleaning processes may be performed before and/or after the various steps, acts, and actions of the
method 400 ofFIG. 4 , as can be appreciated by those of ordinary skill within the art. Therefore, it is manifestly intended that this invention be limited only by the claims and equivalents thereof.
Claims (20)
1. A method for forming an ultra-narrow gate electrode on a semiconductor wafer comprising:
patterning a soft mask layer on the semiconductor wafer also having a hard mask layer beneath the soft mask layer, a gate electrode layer beneath the hard mask layer, and a gate dielectric layer beneath the gate electrode layer;
etching the hard mask layer, resulting in the hard mask layer having a width substantially identical to a width of the soft mask layer as patterned;
removing the soft mask layer;
trimming the hard mask layer to further narrow the width of the hard mask layer;
etching at least the gate electrode layer, such that at least the gate electrode layer has a width substantially identical to the width of the hard mask layer as trimmed, the gate electrode layer as etched being the ultra-narrow gate electrode on the semiconductor wafer; and,
removing the hard mask layer.
2. The method of claim 1 , further initially comprising:
providing the gate dielectric layer on the semiconductor wafer;
providing the gate electrode layer over the gate dielectric layer;
providing the hard mask layer over the gate electrode layer; and,
providing the soft mask layer over the hard mask layer.
3. The method of claim 1 , wherein patterning the soft mask layer comprises:
exposing the soft mask layer to a light source through a photomask; and,
developing the soft mask layer to remove the soft mask layer as exposed to the light source, such that the soft mask layer as unexposed to the light source remains.
4. The method of claim 1 , wherein etching the hard mask layer comprises at least one of reactive-ion etching (RIE) the hard mask layer and using an inductive coupled plasma (ICP) process to etch the hard mask layer.
5. The method of claim 1 , wherein removing the soft mask layer comprises stripping the soft mask layer.
6. The method of claim 1 , wherein trimming the hard mask layer comprises one of wet etching and dry etching the hard mask layer.
7. The method of claim 1 , wherein etching at least the gate electrode layer comprises also etching the gate dielectric layer to the semiconductor wafer.
8. The method of claim 1 , wherein etching at least the gate electrode layer comprises also removing some height of the hard mask layer.
9. The method of claim 1 , wherein the soft mask layer comprises a photoresist layer.
10. The method of claim 1 , wherein the hard mask layer comprises one of silicon dioxide, silicon nitride, and an inorganic anti-reflecting coating (ARC).
11. The method of claim 1 , wherein the gate electrode layer comprises a polysilicon layer.
12. The method of claim 1 , wherein the gate dielectric layer comprises an oxide layer.
13. A semiconductor device having an ultra-narrow gate formed at least in part by a method comprising:
etching a hard mask layer on a semiconductor wafer below a patterned soft mask layer on the semiconductor wafer to narrow a width of the hard mask layer;
trimming the hard mask layer to further narrow the width of the hard mask layer where the soft mask layer has been removed;
etching at least a gate electrode layer below the hard mask layer on the semiconductor wafer, resulting in the gate electrode layer having a width substantially identical to the width of the hard mask layer as trimmed,
such that the gate electrode layer as etched forming the ultra-narrow gate electrode on the semiconductor wafer where the hard mask layer has been removed.
14. The semiconductor device of claim 13 , wherein etching at least the gate electrode layer further etches a gate dielectric layer below the gate electrode layer on the semiconductor wafer acting as a stop layer.
15. The semiconductor device of claim 13 , wherein etching and trimming the hard mask layer removes at least 50 nanometers of the width of the hard mask layer.
16. The semiconductor device of claim 15 , wherein etching and trimming the hard mask layer removes substantially 75 nanometers of the width of the hard mask layer.
17. A semiconductor device comprising:
a semiconductor substrate;
a gate dielectric layer on the semiconductor substrate; and,
a gate electrode layer above the gate dielectric layer forming an ultra-narrow gate of the semiconductor device where greater than 50 nanometers in width has been removed from the gate electrode layer by at least hard mask trimming and gate etching.
18. The semiconductor device of claim 17 , wherein the greater than 50 nanometers in width having been removed from the gate electrode comprises greater than 70 nanometers in width having been removed from the gate electrode layer.
19. The semiconductor device of claim 17 , wherein the greater than 50 nanometers in width having been removed from the gate electrode comprises substantially 75 nanometers in width having been removed from the gate electrode layer.
20. The semiconductor device of claim 17 , wherein the at least hard mask trimming further comprises one or more of: hard mask etching and soft mask patterning.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/318,934 US20060205224A1 (en) | 2003-12-17 | 2005-12-27 | Large-scale trimming for ultra-narrow gates |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/738,239 US7008866B2 (en) | 2003-12-17 | 2003-12-17 | Large-scale trimming for ultra-narrow gates |
US11/318,934 US20060205224A1 (en) | 2003-12-17 | 2005-12-27 | Large-scale trimming for ultra-narrow gates |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/738,239 Division US7008866B2 (en) | 2003-12-17 | 2003-12-17 | Large-scale trimming for ultra-narrow gates |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060205224A1 true US20060205224A1 (en) | 2006-09-14 |
Family
ID=34677345
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/738,239 Expired - Lifetime US7008866B2 (en) | 2003-12-17 | 2003-12-17 | Large-scale trimming for ultra-narrow gates |
US11/318,934 Abandoned US20060205224A1 (en) | 2003-12-17 | 2005-12-27 | Large-scale trimming for ultra-narrow gates |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/738,239 Expired - Lifetime US7008866B2 (en) | 2003-12-17 | 2003-12-17 | Large-scale trimming for ultra-narrow gates |
Country Status (1)
Country | Link |
---|---|
US (2) | US7008866B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080026584A1 (en) * | 2006-07-25 | 2008-01-31 | Applied Materials, Inc. | LPCVD gate hard mask |
US9564340B2 (en) | 2015-02-03 | 2017-02-07 | Samsung Electronics Co., Ltd. | Method of manufacturing semiconductor device |
US11412278B1 (en) * | 2021-12-21 | 2022-08-09 | Hopin Ltd | Streaming video trunking |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7008866B2 (en) * | 2003-12-17 | 2006-03-07 | Taiwan Semiconductor Manufacturing Co Ltd. | Large-scale trimming for ultra-narrow gates |
US7300883B2 (en) * | 2004-08-31 | 2007-11-27 | Texas Instruments Incorporated | Method for patterning sub-lithographic features in semiconductor manufacturing |
US7328418B2 (en) * | 2005-02-01 | 2008-02-05 | Tokyo Electron Limited | Iso/nested control for soft mask processing |
US7419771B2 (en) * | 2005-01-11 | 2008-09-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for forming a finely patterned resist |
KR100720473B1 (en) * | 2005-12-30 | 2007-05-22 | 동부일렉트로닉스 주식회사 | Method for manufacturing semiconductor transistor |
JP2008181957A (en) * | 2007-01-23 | 2008-08-07 | Toshiba Corp | Method of manufacturing semiconductor device |
US8927353B2 (en) | 2007-05-07 | 2015-01-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin field effect transistor and method of forming the same |
US8617993B2 (en) * | 2010-02-01 | 2013-12-31 | Lam Research Corporation | Method of reducing pattern collapse in high aspect ratio nanostructures |
US8916054B2 (en) | 2011-10-26 | 2014-12-23 | International Business Machines Corporation | High fidelity patterning employing a fluorohydrocarbon-containing polymer |
US11929314B2 (en) * | 2021-03-12 | 2024-03-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structures including a fin structure and a metal cap |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6368982B1 (en) * | 2000-11-15 | 2002-04-09 | Advanced Micro Devices, Inc. | Pattern reduction by trimming a plurality of layers of different handmask materials |
US20020063110A1 (en) * | 2000-11-30 | 2002-05-30 | Cantell Marc W. | Etching of hard masks |
US20030148619A1 (en) * | 2002-02-07 | 2003-08-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method using wet etching to trim a critical dimension |
US6790782B1 (en) * | 2001-12-28 | 2004-09-14 | Advanced Micro Devices, Inc. | Process for fabrication of a transistor gate including high-K gate dielectric with in-situ resist trim, gate etch, and high-K dielectric removal |
US6828259B2 (en) * | 2001-03-28 | 2004-12-07 | Advanced Micro Devices, Inc. | Enhanced transistor gate using E-beam radiation |
US6884734B2 (en) * | 2001-11-20 | 2005-04-26 | International Business Machines Corporation | Vapor phase etch trim structure with top etch blocking layer |
US6964929B1 (en) * | 2002-05-02 | 2005-11-15 | Cypress Semiconductor Corporation | Method of forming a narrow gate, and product produced thereby |
US7008866B2 (en) * | 2003-12-17 | 2006-03-07 | Taiwan Semiconductor Manufacturing Co Ltd. | Large-scale trimming for ultra-narrow gates |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6864041B2 (en) * | 2001-05-02 | 2005-03-08 | International Business Machines Corporation | Gate linewidth tailoring and critical dimension control for sub-100 nm devices using plasma etching |
-
2003
- 2003-12-17 US US10/738,239 patent/US7008866B2/en not_active Expired - Lifetime
-
2005
- 2005-12-27 US US11/318,934 patent/US20060205224A1/en not_active Abandoned
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6368982B1 (en) * | 2000-11-15 | 2002-04-09 | Advanced Micro Devices, Inc. | Pattern reduction by trimming a plurality of layers of different handmask materials |
US20020063110A1 (en) * | 2000-11-30 | 2002-05-30 | Cantell Marc W. | Etching of hard masks |
US6926843B2 (en) * | 2000-11-30 | 2005-08-09 | International Business Machines Corporation | Etching of hard masks |
US6828259B2 (en) * | 2001-03-28 | 2004-12-07 | Advanced Micro Devices, Inc. | Enhanced transistor gate using E-beam radiation |
US6884734B2 (en) * | 2001-11-20 | 2005-04-26 | International Business Machines Corporation | Vapor phase etch trim structure with top etch blocking layer |
US6790782B1 (en) * | 2001-12-28 | 2004-09-14 | Advanced Micro Devices, Inc. | Process for fabrication of a transistor gate including high-K gate dielectric with in-situ resist trim, gate etch, and high-K dielectric removal |
US20030148619A1 (en) * | 2002-02-07 | 2003-08-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method using wet etching to trim a critical dimension |
US6828205B2 (en) * | 2002-02-07 | 2004-12-07 | Taiwan Semiconductor Manufacturing Co., Ltd | Method using wet etching to trim a critical dimension |
US6964929B1 (en) * | 2002-05-02 | 2005-11-15 | Cypress Semiconductor Corporation | Method of forming a narrow gate, and product produced thereby |
US7008866B2 (en) * | 2003-12-17 | 2006-03-07 | Taiwan Semiconductor Manufacturing Co Ltd. | Large-scale trimming for ultra-narrow gates |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080026584A1 (en) * | 2006-07-25 | 2008-01-31 | Applied Materials, Inc. | LPCVD gate hard mask |
US7547621B2 (en) * | 2006-07-25 | 2009-06-16 | Applied Materials, Inc. | LPCVD gate hard mask |
US9564340B2 (en) | 2015-02-03 | 2017-02-07 | Samsung Electronics Co., Ltd. | Method of manufacturing semiconductor device |
US11412278B1 (en) * | 2021-12-21 | 2022-08-09 | Hopin Ltd | Streaming video trunking |
Also Published As
Publication number | Publication date |
---|---|
US20050133827A1 (en) | 2005-06-23 |
US7008866B2 (en) | 2006-03-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20060205224A1 (en) | Large-scale trimming for ultra-narrow gates | |
KR100420910B1 (en) | Intermediate Layer Lithography | |
US7662718B2 (en) | Trim process for critical dimension control for integrated circuits | |
US6926843B2 (en) | Etching of hard masks | |
US6136679A (en) | Gate micro-patterning process | |
US4871630A (en) | Mask using lithographic image size reduction | |
EP0265638A2 (en) | Lithographic image size reduction | |
US6423475B1 (en) | Sidewall formation for sidewall patterning of sub 100 nm structures | |
JPH06216086A (en) | Integrated circuit process using " hard mask " | |
KR100434133B1 (en) | Texas instruments incorporated | |
TWI404119B (en) | Method for fabricating semiconductor device | |
US8048764B2 (en) | Dual etch method of defining active area in semiconductor device | |
US7105099B2 (en) | Method of reducing pattern pitch in integrated circuits | |
US20050118531A1 (en) | Method for controlling critical dimension by utilizing resist sidewall protection | |
US20040043590A1 (en) | Method for semiconductor gate line dimension reduction | |
US7300883B2 (en) | Method for patterning sub-lithographic features in semiconductor manufacturing | |
US20030096465A1 (en) | Hard mask trimming with thin hard mask layer and top protection layer | |
US20110316096A1 (en) | Semiconductor device and method of manufacturing a semiconductor device | |
CN108962727B (en) | Method for manufacturing semiconductor structure | |
US6583036B1 (en) | Method of manufacturing a semiconductor device | |
JP2001326173A (en) | Pattern-forming method | |
KR100434132B1 (en) | Interlayer Lithography | |
KR100902100B1 (en) | Method for forming fine pattern in semiconductor device | |
US7268066B2 (en) | Method for semiconductor gate line dimension reduction | |
US7169711B1 (en) | Method of using carbon spacers for critical dimension (CD) reduction |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: EXPRESSLY ABANDONED -- DURING EXAMINATION |