US20060186533A1 - Chip scale package with heat spreader - Google Patents
Chip scale package with heat spreader Download PDFInfo
- Publication number
- US20060186533A1 US20060186533A1 US11/406,147 US40614706A US2006186533A1 US 20060186533 A1 US20060186533 A1 US 20060186533A1 US 40614706 A US40614706 A US 40614706A US 2006186533 A1 US2006186533 A1 US 2006186533A1
- Authority
- US
- United States
- Prior art keywords
- paddle
- strip
- semiconductor
- heat sink
- heat
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49568—Lead-frames or other flat leads specifically adapted to facilitate heat dissipation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
- H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
- H01L23/4334—Auxiliary members in encapsulations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05026—Disposition the internal layer being disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06131—Square or rectangular array being uniform, i.e. having a uniform pitch across the array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/81201—Compression bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/86—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using tape automated bonding [TAB]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12044—OLED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Definitions
- the metal lead frame itself may be sufficient to dissipate generated heat.
- Lead frame configurations for improved heat dissipation are shown in U.S. Pat. No. 5,541,446 of Kierse, U.S. Pat. No. 4,961,107 of Geist et al., and U.S. Pat. No. 5,101,465 of Murphy.
- the present invention also encompasses a “paddle frame” strip for (a) providing a heat spreader/dissipater on each semiconductor die, (b) supporting the semiconductor dice for die testing and/or (c) supporting the semiconductor dice for applying conductive bumps to the bond pads.
- the paddle frame strip may incorporate any number of paddle frames, and preferably has at least eight paddle frames.
- FIG. 1 is a plan view of a portion of a paddle frame and attached semiconductor dice of the heat spreading chip scale package of the invention
- FIG. 1A is a plan view of a portion of a paddle frame and attached semiconductor dies of the heat spreading chip scale package of the invention
- FIG. 3 is an enlarged perspective view of a semiconductor die bonded to a paddle of a paddle frame, furnished with a ball grid array and excised from the paddle frame in accordance with the chip scale package of the invention;
- FIG. 4 is a side view of a circuit board upon which are reversibly mounted paddle-bonded semiconductor dice with ball grid arrays in accordance with the heat spreading chip scale package of the invention.
- FIG. 5 is a cross-sectional side view of a circuit board upon which are reversibly mounted and resin-packaged, paddle-bonded semiconductor dice with ball grid arrays, in accordance with the heat-spreading chip scale package of the invention.
- An improved high density semiconductor device assembly is provided by the present invention which is configured to be electrically attached to a substrate such as a circuit board by array bonding.
- a series of bare semiconductor devices of the invention may be mounted on a substrate in a closely packed arrangement.
- the semiconductor device is provided with a heat sink/spreading/dissipating member.
- the device or plurality of devices may be “packaged” with a protective polymeric sealer.
- a metal strip 10 of heat conductive material is configured with multiple paddle frames 12 .
- the metal strip 10 has left and right side rails 14 , 16 and a series of sprocket holes 18 in the side rails for precise positioning of processing equipment and a plurality of semiconductor dice 20 which are attached to the metal strip.
- Each paddle frame 12 includes the side rails 14 , 16 , cross-members 26 , and a generally centrally positioned metal paddle 22 which is attached to the side rails 14 , 16 by paddle support bars 24 and to cross-members 26 by paddle support bars 28 .
- a semiconductor die 20 having a first major surface 36 and an opposing second major surface 38 , has second major surface 38 attached to a metal paddle 22 by die attach methods known in the art.
- Exemplary of such semiconductor die attachment methods is attachment using a semiconductor die attach layer 30 of electrically non-conductive polymeric adhesive such as epoxy or polyimide.
- a semiconductor die attach layer 30 may be electrically conductive.
- a metal filled polymer, an unfilled conductive polymer such as a silver filled epoxy or polyimide, or a conductive gold-silicon eutectic material may be used.
- the semiconductor die attach layer 30 may be electrically conductive or insulative, depending upon the circuit configuration of the second major semiconductor die surface 38 .
- the second major surface 38 may be designed to be grounded to a ground plane surface, which may be the metal paddle 22 .
- the metal paddle 22 acts as a heat spreader/dissipater in the final semiconductor device assembly 40 .
- the semiconductor die attach layer 30 may be either electrically conductive or insulative, it preferably has an enhanced heat conductivity.
- the metal paddle 22 comprises a metal layer attached to a polymer layer
- the semiconductor die attach layer 30 is attached to the metal surface 48 to enhance heat transfer (see drawing FIG. 3 ).
- Each metal strip 10 with paddle frames 12 may be formed in the same manner as are lead frames in the art.
- the number of paddle frames 12 which may be incorporated into the metal strip 10 is limited only by the capability of a manufacturer's machines for semiconductor die attachment and die excising.
- the paddle frame 12 includes the left and right side rails 14 , 16 which are joined by cross-members 26 .
- the generally centrally located metal paddle 22 is supported from the side rails 14 , 16 and cross-members 26 by paddle support bars 24 , 28 .
- paddle support bars 24 , 28 may be used as leads in certain specific instances.
- No narrow “leads” common in lead frames are required in the paddle frame 12 , resulting in greater ease of manufacture and increased reliability.
- the paddle frame 12 may be formed of a thin film of metal such as aluminum, silver, copper, or Alloy “42.”
- the metal paddle 22 is sized to completely cover the second major surface 38 of the semiconductor die 20 and preferably be somewhat larger.
- the thickness 44 of the metal paddle 22 is a function of the quantity of generated thermal energy, the semiconductor die size, the thermal conductivity of the semiconductor die attach material, and whether a packaging material overlies the metal paddle 22 in the final product. For generally low rates of heat generation, the paddle thickness 44 may be the minimum required by structural considerations. However, where the heat generation rate is very high, it may be necessary to increase the paddle thickness 44 to provide an increased heat sink capacity.
- the thickness 44 of the metal paddle 22 need only be sufficient to support the semiconductor die 20 prior to excision, and for uniform adherence to the semiconductor die 20 .
- the paddle thickness 44 may typically range from about 0.5 ⁇ m to about 5 ⁇ m, but may vary from this range, particularly upwardly for enhancing heat sink capability. This range of paddle thickness 44 includes the typical thicknesses of lead frames of the prior art.
- Paddle frames 12 may be formed and joined to semiconductor dice 20 by tape automated bonding (TAB).
- each semiconductor device assembly 40 To singulate each semiconductor device assembly 40 , the paddle support bars 24 , 28 are excised close to the metal paddle 22 with excisions 50 (see drawing FIG. 3 ).
- Illustrated in drawing FIG. 1 is a plurality of semiconductor dice 20 with conductive bond pads 32 on the first major surface 36 , i.e. the “active” surface. While drawing FIG. 1 shows the conductive bond pads 32 along the periphery of the semiconductor dice, thus limiting the number of conductive bond pads, the invention may be used for semiconductor dice having a full grid array of conductive bond pads as shown in drawing FIGS. 2 and 3 .
- conductive projections 34 such as solder bumps or balls are formed on the conductive bond pads 32 , the projections enabling “gang” bonding, i.e. flip-chip bonding, of the semiconductor die bond pads to the conductive traces 46 of a substrate 42 such as a circuit board.
- FIGS. 4 and 5 show a plurality of semiconductor device assemblies 40 flipped and bonded to circuit connections, e.g. conductive traces 46 (see drawing FIG. 5 ), of a substrate 42 comprising a circuit board.
- the internal circuitry within the substrate 42 is not shown, being irrelevant to the invention.
- the semiconductor device assemblies 40 may be bonded to a substrate 42 in a high density pattern and, being “bare” semiconductor dice 20 , take up minimal space.
- the bonding may be completed by standard “flip-chip” methods, including thermal and/or pressure processes.
- Each semiconductor device assembly 40 has a heat sink/spreader/dissipater 52 which was formerly a metal paddle 22 of a metal paddle frame 12 .
- the heat sink/spreader/dissipater 52 has a generally exposed surface 54 for dissipating heat generated in the semiconductor device assembly 40 .
- a sealant material 56 may be applied to the periphery of a semiconductor device assembly 40 and the space 58 between the semiconductor device assembly 40 and the substrate 42 .
- the sealant material 56 seals the semiconductor device assembly 40 to the substrate 42 and protects the semiconductor device assembly from moisture, etc.
- the spaces between adjacent semiconductor device assemblies 40 may be readily filled with sealant material 56 .
- the space 58 may be filled, for example, by injecting sealant material 56 through holes, not shown, in the substrate 42 .
- surface 54 of the heat sink/spreader/dissipater 52 is largely left uncovered to provide high heat dissipation.
- sealant material 56 useful in packaging semiconductor device assemblies may be used, including, e.g., epoxy, polyimide, etc.
- a method of producing the semiconductor device assembly 40 includes the steps of:
- the semiconductor device assemblies 40 so produced are configured for mounting in a “flip-chip” configuration, i.e. face down on a substrate 42 such as a circuit board, e.g. by reflowing under heat and/or by pressure or other methods as known in the art.
- the semiconductor device assembly 40 may be sealed with an electrically insulating sealant material 56 to produce a partially encapsulated package.
- the exposed surface 54 of the heat sink/spreader/dissipater 52 is preferably left largely uncovered, or is only thinly covered with the sealant material 56 .
- the sealant may be any of the polymeric materials commonly used for packaging, including those used for “glob-top.” Examples of such materials are epoxy resins and polyimides.
- the invention is particularly applicable to high density integrated circuit semiconductor device assemblies 40 having a large number of interconnections, i.e. conductive bond pads 32 . Such devices may produce significant quantities of thermal energy which, if not removed, may lead to destruction of the integrated circuit.
- the bare semiconductor dice 20 of the invention may be densely mounted on a substrate 42 and then sealed by introducing a sealant material 56 between the substrate and semiconductor dice to surround the electrical connections and the first major or active surfaces 36 and edges 60 of the semiconductor dice 20 .
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
A dense semiconductor flip-chip device assembly is provided with a heat sink/spreading/dissipating member that is formed as a paddle of a metallic paddle frame in a strip of paddle frames. Semiconductor dice are bonded to the paddles by, e.g., conventional die attach methods, enabling bump attachment and testing to be conducted before detachment from the paddle frame strip.
Description
- This application is a divisional of application Ser. No. 10/342,632, filed Jan. 13, 2003, pending, which is a continuation of application Ser. No. 09/342,789, filed Jun. 29, 1999, pending, which is a divisional of application Ser. No. 09/028,134, filed Feb. 23, 1998, now U.S. Pat. No. 6,314,639 issued Nov. 13, 2001.
- 1. Field of the Invention
- This invention relates generally to semiconductor device assemblies. More particularly, the invention pertains to a method for producing a chip-on-board semiconductor device assembly with a heat spreading/dissipating member, and the device produced thereby.
- 2. State of the Art
- In the design and production of modern integrated circuits (IC), an important consideration is the dissipation of heat generated in the semiconductor device. Elevated temperatures may cause irreparable damage to the semiconductor die and its electrical connections.
- Various methods for preventing excessive temperatures in a semiconductor device have been in use.
- Thus, for low-power devices of less than about 1 watt, the metal lead frame itself may be sufficient to dissipate generated heat. Lead frame configurations for improved heat dissipation are shown in U.S. Pat. No. 5,541,446 of Kierse, U.S. Pat. No. 4,961,107 of Geist et al., and U.S. Pat. No. 5,101,465 of Murphy.
- For higher power packaged devices, a metal heat spreader may be incorporated into the package or attached to the outside of the package. Because of the generally low thermal conductivity of polymers, the heat dissipation design is more critical for polymer-packaged devices than for those packaged in ceramic or metal.
- Heat spreaders/heat sinks/heat dissipaters in packaged semiconductor devices are often used to conduct heat to the exterior of the devices, either directly or via the leads. A wide variety of such is illustrated in U.S. Pat. No. 5,596,231 of Combs, U.S. Pat. No. 5,594,282 of Otsuki, U.S. Pat. No. 5,598,034 of Wakefield, U.S. Pat. No. 5,489,801 to Blish II, U.S. Pat. No. 4,024,570 of Hartmann et al., U.S. Pat. Nos. 5,378,924 and 5,387,554 of Liang, U.S. Pat. No. 5,379,187 of Lee et al., U.S. Pat. No. 4,507,675 of Fujii et al., U.S. Pat. No. 4,642,671 of Rohsler et al., U.S. Pat. No. 4,931,852 of Brown et al., U.S. Pat. No. 5,173,764 of Higgins III, U.S. Pat. No. 5,379,186 to Gold et al., U.S. Pat. No. 5,434,105 to Liou, and U.S. Pat. No. 5,488,254 to Nishimura et al.
- The above-indicated references may be characterized as providing complex devices requiring difficult and/or costly processes to achieve the desired heat dissipation. Most of the references are not applicable at all to a high density device attached in a bare state to a substrate such as a circuit board.
- Encapsulation compositions and methods are shown in U.S. Pat. No. 4,358,552 to Shinohara et al. and U.S. Pat. No. 5,194,930 to Papathomas et al.
- The present invention comprises a high density semiconductor device assembly for electrical connection without wires to a substrate such as a circuit board. In a preferred embodiment, the invention comprises a chip-on-board (COB) device with a heat spreader/dissipater on its back side. The active surface on its “front side” may be attached in a bare die state to the substrate by lead bond methods known in the art, preferably by ball grid array (BGA) methods which simultaneously complete each of the conductive bonds between semiconductor die and circuit board.
- The present invention also encompasses a “paddle frame” strip for (a) providing a heat spreader/dissipater on each semiconductor die, (b) supporting the semiconductor dice for die testing and/or (c) supporting the semiconductor dice for applying conductive bumps to the bond pads. The paddle frame strip may incorporate any number of paddle frames, and preferably has at least eight paddle frames.
- The present invention further comprises a method for producing the high density semiconductor device with the heat spreader/dissipater.
- The present invention provides significant advantages in the production of dense semiconductor devices, including enhanced reliability, ease of production, and reduced production costs.
- The invention is illustrated in the following figures, wherein the elements are not necessarily shown to scale:
-
FIG. 1 is a plan view of a portion of a paddle frame and attached semiconductor dice of the heat spreading chip scale package of the invention; -
FIG. 1A is a plan view of a portion of a paddle frame and attached semiconductor dies of the heat spreading chip scale package of the invention; -
FIG. 2 is a cross-sectional side view of a semiconductor die bonded to a paddle frame in accordance with the heat spreading chip scale package of the invention, as taken along line 2-2 ofFIG. 1 ; -
FIG. 3 is an enlarged perspective view of a semiconductor die bonded to a paddle of a paddle frame, furnished with a ball grid array and excised from the paddle frame in accordance with the chip scale package of the invention; -
FIG. 4 is a side view of a circuit board upon which are reversibly mounted paddle-bonded semiconductor dice with ball grid arrays in accordance with the heat spreading chip scale package of the invention; and -
FIG. 5 is a cross-sectional side view of a circuit board upon which are reversibly mounted and resin-packaged, paddle-bonded semiconductor dice with ball grid arrays, in accordance with the heat-spreading chip scale package of the invention. - An improved high density semiconductor device assembly is provided by the present invention which is configured to be electrically attached to a substrate such as a circuit board by array bonding. A series of bare semiconductor devices of the invention may be mounted on a substrate in a closely packed arrangement. The semiconductor device is provided with a heat sink/spreading/dissipating member. Following mounting on a substrate, the device or plurality of devices may be “packaged” with a protective polymeric sealer.
- The semiconductor device assembly and a method for producing it are described hereinbelow and illustrated in drawing
FIGS. 1-5 . - With reference to the drawings of
FIGS. 1 and 2 , ametal strip 10 of heat conductive material is configured with multiple paddle frames 12. Themetal strip 10 has left and right side rails 14, 16 and a series of sprocket holes 18 in the side rails for precise positioning of processing equipment and a plurality ofsemiconductor dice 20 which are attached to the metal strip. Eachpaddle frame 12 includes the side rails 14, 16, cross-members 26, and a generally centrally positionedmetal paddle 22 which is attached to the side rails 14, 16 by paddle support bars 24 and tocross-members 26 by paddle support bars 28. A semiconductor die 20, having a firstmajor surface 36 and an opposing secondmajor surface 38, has secondmajor surface 38 attached to ametal paddle 22 by die attach methods known in the art. Exemplary of such semiconductor die attachment methods is attachment using a semiconductor die attachlayer 30 of electrically non-conductive polymeric adhesive such as epoxy or polyimide. Alternatively, a semiconductor die attachlayer 30 may be electrically conductive. As known in the art, a metal filled polymer, an unfilled conductive polymer such as a silver filled epoxy or polyimide, or a conductive gold-silicon eutectic material may be used. Thus, the semiconductor die attachlayer 30 may be electrically conductive or insulative, depending upon the circuit configuration of the second major semiconductor diesurface 38. Thus, for example, the secondmajor surface 38 may be designed to be grounded to a ground plane surface, which may be themetal paddle 22. - The
metal paddle 22 acts as a heat spreader/dissipater in the finalsemiconductor device assembly 40. Thus, while the semiconductor die attachlayer 30 may be either electrically conductive or insulative, it preferably has an enhanced heat conductivity. Where themetal paddle 22 comprises a metal layer attached to a polymer layer, the semiconductor die attachlayer 30 is attached to themetal surface 48 to enhance heat transfer (see drawingFIG. 3 ). - Each
metal strip 10 with paddle frames 12 may be formed in the same manner as are lead frames in the art. The number of paddle frames 12 which may be incorporated into themetal strip 10 is limited only by the capability of a manufacturer's machines for semiconductor die attachment and die excising. - The
paddle frame 12 includes the left and right side rails 14, 16 which are joined bycross-members 26. The generally centrally locatedmetal paddle 22 is supported from the side rails 14, 16 andcross-members 26 by paddle support bars 24, 28. Generally, no leads for electrical conduction are provided, although one or more of the paddle support bars 24, 28 may be used as leads in certain specific instances. No narrow “leads” common in lead frames are required in thepaddle frame 12, resulting in greater ease of manufacture and increased reliability. - The
paddle frame 12 may be formed of a thin film of metal such as aluminum, silver, copper, or Alloy “42.” Typically, themetal paddle 22 is sized to completely cover the secondmajor surface 38 of the semiconductor die 20 and preferably be somewhat larger. Thethickness 44 of themetal paddle 22 is a function of the quantity of generated thermal energy, the semiconductor die size, the thermal conductivity of the semiconductor die attach material, and whether a packaging material overlies themetal paddle 22 in the final product. For generally low rates of heat generation, thepaddle thickness 44 may be the minimum required by structural considerations. However, where the heat generation rate is very high, it may be necessary to increase thepaddle thickness 44 to provide an increased heat sink capacity. - In many cases, the
thickness 44 of themetal paddle 22 need only be sufficient to support the semiconductor die 20 prior to excision, and for uniform adherence to the semiconductor die 20. Thepaddle thickness 44 may typically range from about 0.5 μm to about 5 μm, but may vary from this range, particularly upwardly for enhancing heat sink capability. This range ofpaddle thickness 44 includes the typical thicknesses of lead frames of the prior art. Paddle frames 12 may be formed and joined tosemiconductor dice 20 by tape automated bonding (TAB). - To singulate each
semiconductor device assembly 40, the paddle support bars 24, 28 are excised close to themetal paddle 22 with excisions 50 (see drawingFIG. 3 ). - Illustrated in drawing
FIG. 1 is a plurality ofsemiconductor dice 20 withconductive bond pads 32 on the firstmajor surface 36, i.e. the “active” surface. While drawingFIG. 1 shows theconductive bond pads 32 along the periphery of the semiconductor dice, thus limiting the number of conductive bond pads, the invention may be used for semiconductor dice having a full grid array of conductive bond pads as shown in drawingFIGS. 2 and 3 . - In a preferred embodiment,
conductive projections 34 such as solder bumps or balls are formed on theconductive bond pads 32, the projections enabling “gang” bonding, i.e. flip-chip bonding, of the semiconductor die bond pads to the conductive traces 46 of asubstrate 42 such as a circuit board. This is illustrated in drawingFIGS. 4 and 5 , which show a plurality ofsemiconductor device assemblies 40 flipped and bonded to circuit connections, e.g. conductive traces 46 (see drawingFIG. 5 ), of asubstrate 42 comprising a circuit board. The internal circuitry within thesubstrate 42 is not shown, being irrelevant to the invention. Thesemiconductor device assemblies 40 may be bonded to asubstrate 42 in a high density pattern and, being “bare”semiconductor dice 20, take up minimal space. The bonding may be completed by standard “flip-chip” methods, including thermal and/or pressure processes. - Each
semiconductor device assembly 40 has a heat sink/spreader/dissipater 52 which was formerly ametal paddle 22 of ametal paddle frame 12. The heat sink/spreader/dissipater 52 has a generally exposedsurface 54 for dissipating heat generated in thesemiconductor device assembly 40. - As depicted in drawing
FIG. 5 , asealant material 56 may be applied to the periphery of asemiconductor device assembly 40 and thespace 58 between thesemiconductor device assembly 40 and thesubstrate 42. Thesealant material 56 seals thesemiconductor device assembly 40 to thesubstrate 42 and protects the semiconductor device assembly from moisture, etc. The spaces between adjacentsemiconductor device assemblies 40 may be readily filled withsealant material 56. Thespace 58 may be filled, for example, by injectingsealant material 56 through holes, not shown, in thesubstrate 42. Preferably, surface 54 of the heat sink/spreader/dissipater 52 is largely left uncovered to provide high heat dissipation. - Any
sealant material 56 useful in packaging semiconductor device assemblies may be used, including, e.g., epoxy, polyimide, etc. - A method of producing the
semiconductor device assembly 40 includes the steps of: - 1. producing a plurality of
semiconductor dice 20 with integrated circuits as a wafer, each semiconductor die 20 having a firstmajor surface 36 defined as an active surface with an array ofconductive bond pads 32, i.e. input/output (I/O) pads, and a second, oppositemajor surface 38; - 2. separating the individual semiconductor die 20 from the wafer;
- 3. providing a conductive “paddle frame”
metal strip 10 with multiple paddle frames 12, each paddle frame having a heatconductive metal paddle 22 connected to side rails 14, 16 andcross-members 26 of thepaddle frame 12 by paddle support bars 24, 28; - 4. bonding a
semiconductor die 20 to eachmetal paddle 22 of the paddleframe metal strip 10 with a thin semiconductor die attachlayer 30 of adhesive or adhesive tape of, e.g., epoxy or polyimide. The adhesive semiconductor die attachlayer 30 may be provided with enhanced heat conductive properties. Alternatively, the secondmajor surface 38 of the semiconductor die 20 may be bonded to themetal paddle 22 eutectically by formation of, e.g., a gold-silicon eutectic semiconductor die attachlayer 30 or other electrically conductive material such as a specially designed polyimide. - 5.
conductive projections 34, i.e. balls or bumps (stud bumps) for reflow may be formed on the I/Oconductive bond pads 32 of thesemiconductor dice 20 either prior to or following attachment of the semiconductor dice to the metal paddles 22; - 6. the
semiconductor dice 20 may be tested in sequence in strip form, i.e. while the metal paddles 22 with attached semiconductor dice are connected to the paddleframe metal strip 10. A test head (not shown) is placed to make temporary electrical connection with theconductive bond pads 32 orconductive projections 34 for the conduction of parametric and functional tests. The testing may include additional tests typical of “burn-in” testing; - 7. the paddle support bars 24, 28 connecting the metal paddles 22 to the
paddle frame 12 are excised to free eachsemiconductor device assembly 40. - The
semiconductor device assemblies 40 so produced are configured for mounting in a “flip-chip” configuration, i.e. face down on asubstrate 42 such as a circuit board, e.g. by reflowing under heat and/or by pressure or other methods as known in the art. - The
metal paddle 22 attached to the secondmajor surface 38 of each semiconductor die 20 comprises a heat sink/spreader/dissipater 52 which prevents overheating of the semiconductor device assembly 40 (a) during testing (including burn-in), (b) during mounting on thesubstrate 42, (c) during packaging, and (d) in actual operation. - Following attachment to a
substrate 42 such as a circuit board, thesemiconductor device assembly 40 may be sealed with an electrically insulatingsealant material 56 to produce a partially encapsulated package. The exposedsurface 54 of the heat sink/spreader/dissipater 52 is preferably left largely uncovered, or is only thinly covered with thesealant material 56. The sealant may be any of the polymeric materials commonly used for packaging, including those used for “glob-top.” Examples of such materials are epoxy resins and polyimides. - The invention is particularly applicable to high density integrated circuit
semiconductor device assemblies 40 having a large number of interconnections, i.e. conductivebond pads 32. Such devices may produce significant quantities of thermal energy which, if not removed, may lead to destruction of the integrated circuit. Thebare semiconductor dice 20 of the invention may be densely mounted on asubstrate 42 and then sealed by introducing asealant material 56 between the substrate and semiconductor dice to surround the electrical connections and the first major oractive surfaces 36 andedges 60 of thesemiconductor dice 20. - Major advantages of the invention are as follows:
- 1. The ease of device handling is enhanced. The
semiconductor dice 20 are fixed to the unseparated metal paddles 22 of the “paddle frame” 12 during the test process and eachsemiconductor device assembly 40 can be handled without touching the semiconductor die. Once thesemiconductor device assembly 40 is separated from thepaddle frame 12 by excision of the paddle support bars 24, 28, themetal paddle 22 becomes a heat sink/spreader/dissipater 52, and the device may be handled and supported solely thereby. - 2. Current methods of lead frame production may be used to produce the paddle
frame metal strip 10. The paddle frames 12 are much simpler in design than lead frames, there being few or no electrical leads. - 3. Semiconductor dice or
multiple chips 20 may be mounted on a single paddleframe metal strip 10, using equipment widely used by device manufacturers. Thus, reliable attachment of thesemiconductor dice 20 to the metal paddles 22, testing (and burn-in) of the semiconductor dice, separation of the paddle mounted semiconductor dice from the paddleframe metal strip 10, and mounting of the semiconductor dice on asubstrate 42 may be easily accomplished using well-developed and common assembly equipment and methods. The readily aligned semiconductor die attach apparatus, test head, and lead excision apparatus enable accuracy and ease of operation in the device assembly. - 4. The heat sink/spreader/
dissipater 52 of the invention results in better temperature control and increased reliability of thesemiconductor device assembly 40. - 5. Use of known technology and equipment results in a lower assembly cost. No additional specially-designed equipment is required.
- 6. A dense chip-size bare
semiconductor device assembly 40 of low profile is produced for dense attachment to a circuit board orother substrate 42. - It is apparent to those skilled in the art that various changes and modifications may be made to the semiconductor die with a heat spreader/dissipater and the novel method of manufacturing, testing and installing the semiconductor die of the invention as disclosed herein without departing from the spirit and scope of the invention as defined in the following claims.
Claims (13)
1. A paddle frame strip providing a plurality of heat sinks, each heat sink connected to a surface of a semiconductor die, comprising:
an elongate metallic strip, comprising:
left and right rails;
a plurality of paddle frames positioned between said left and right rails;
wherein each said paddle frame includes a plurality of cross members joining said left and right rails, a generally centrally positioned paddle, and support bars supportably joining said paddle to said cross members and to said rails.
2. The paddle frame strip of claim 1 , wherein said paddle frame strip is leadless.
3. The paddle frame strip of claim 1 , wherein said paddle frame strip comprises at least one heat sink.
4. The paddle frame strip of claim 1 , wherein said paddle has a suitable thickness for a heat sink.
5. The paddle frame strip of claim 1 , wherein said paddle frame strip is formed of one of aluminum, silver, and alloys thereof.
6. A strip providing a plurality of heat sinks, each heat sink connected to a semiconductor die, comprising:
a strip, comprising:
left and right rails; and
a plurality of paddle frames positioned between the left and right rails, each paddle frame including a plurality of cross members joining said left and right rails, a generally centrally positioned paddle, and support bars supportably joining the paddle to the cross members and to the rails.
7. The strip of claim 6 , wherein the strip includes no leades.
8. The strip of claim 6 , wherein each paddle has a suitable thickness for a heat sink.
9. The strip of claim 6 , wherein the strip comprises at least one of aluminum, silver, and alloys thereof.
10. A strip of heat sinks, each heat sink connected to a semiconductor die, comprising:
a strip, comprising:
left and right rails; and
a plurality of paddle frames positioned between the left and right rails, each paddle frame including a plurality of cross members joining said left and right rails, a generally centrally located paddle, and support bars joining the paddle to the cross members and to the rails.
11. The strip of claim 10 , wherein the strip includes no leads.
12. The strip of claim 10 , wherein each paddle has a suitable thickness for a heat sink.
13. The strip of claim 10 , wherein the strip comprises at least one of aluminum, silver, and alloys thereof.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/406,147 US20060186533A1 (en) | 1998-02-23 | 2006-04-18 | Chip scale package with heat spreader |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/028,134 US6314639B1 (en) | 1998-02-23 | 1998-02-23 | Chip scale package with heat spreader and method of manufacture |
US09/342,789 US7233056B1 (en) | 1998-02-23 | 1999-06-29 | Chip scale package with heat spreader |
US10/342,632 US7312516B2 (en) | 1998-02-23 | 2003-01-13 | Chip scale package with heat spreader |
US11/406,147 US20060186533A1 (en) | 1998-02-23 | 2006-04-18 | Chip scale package with heat spreader |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/342,632 Division US7312516B2 (en) | 1998-02-23 | 2003-01-13 | Chip scale package with heat spreader |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060186533A1 true US20060186533A1 (en) | 2006-08-24 |
Family
ID=26703340
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/342,789 Expired - Fee Related US7233056B1 (en) | 1998-02-23 | 1999-06-29 | Chip scale package with heat spreader |
US10/342,632 Expired - Fee Related US7312516B2 (en) | 1998-02-23 | 2003-01-13 | Chip scale package with heat spreader |
US11/185,364 Abandoned US20050248038A1 (en) | 1998-02-23 | 2005-07-20 | Chip scale package with heat spreader |
US11/406,147 Abandoned US20060186533A1 (en) | 1998-02-23 | 2006-04-18 | Chip scale package with heat spreader |
Family Applications Before (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/342,789 Expired - Fee Related US7233056B1 (en) | 1998-02-23 | 1999-06-29 | Chip scale package with heat spreader |
US10/342,632 Expired - Fee Related US7312516B2 (en) | 1998-02-23 | 2003-01-13 | Chip scale package with heat spreader |
US11/185,364 Abandoned US20050248038A1 (en) | 1998-02-23 | 2005-07-20 | Chip scale package with heat spreader |
Country Status (1)
Country | Link |
---|---|
US (4) | US7233056B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100224985A1 (en) * | 2009-03-05 | 2010-09-09 | Mihalis Michael | Chip-Scale Packaging with Protective Heat Spreader |
CN104698723A (en) * | 2013-12-09 | 2015-06-10 | 三星电机株式会社 | Camera module |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7521780B2 (en) * | 2005-04-26 | 2009-04-21 | Stats Chippac Ltd. | Integrated circuit package system with heat dissipation enclosure |
DE102007013186B4 (en) * | 2007-03-15 | 2020-07-02 | Infineon Technologies Ag | Semiconductor module with semiconductor chips and method for producing the same |
CN101458366B (en) * | 2007-12-13 | 2010-12-01 | 旭丽电子(广州)有限公司 | Optical coupler wire guide frame band |
US8184440B2 (en) * | 2009-05-01 | 2012-05-22 | Abl Ip Holding Llc | Electronic apparatus having an encapsulating layer within and outside of a molded frame overlying a connection arrangement on a circuit board |
US9275938B1 (en) * | 2012-08-31 | 2016-03-01 | Cree Fayetteville, Inc. | Low profile high temperature double sided flip chip power packaging |
WO2020215185A1 (en) * | 2019-04-22 | 2020-10-29 | Boe Technology Group Co., Ltd. | Method of transferring a plurality of micro light emitting diodes to target substrate, array substrate, display apparatus, and transfer strip for transferring a plurality of micro light emitting diodes to target substrate |
Citations (46)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4024570A (en) * | 1974-09-17 | 1977-05-17 | Siemens Aktiengesellschaft | Simplified housing structure including a heat sink for a semiconductor unit |
US4143456A (en) * | 1976-06-28 | 1979-03-13 | Citizen Watch Commpany Ltd. | Semiconductor device insulation method |
US4264917A (en) * | 1978-10-19 | 1981-04-28 | Compagnie Internationale Pour L'informatique Cii-Honeywell Bull | Flat package for integrated circuit devices |
US4300153A (en) * | 1977-09-22 | 1981-11-10 | Sharp Kabushiki Kaisha | Flat shaped semiconductor encapsulation |
US4358552A (en) * | 1981-09-10 | 1982-11-09 | Morton-Norwich Products, Inc. | Epoxy resinous molding compositions having low coefficient of thermal expansion and high thermal conductivity |
US4507675A (en) * | 1981-03-05 | 1985-03-26 | Matsushita Electronics Corporation | Method for manufacturing a plastic encapsulated semiconductor device and a lead frame therefor |
US4594770A (en) * | 1982-07-15 | 1986-06-17 | Olin Corporation | Method of making semiconductor casing |
US4642671A (en) * | 1982-07-29 | 1987-02-10 | Lucas Industries Public Limited Company | Semi-conductor assembly |
US4931852A (en) * | 1986-06-13 | 1990-06-05 | Advanced Micro Devices, Inc. | High thermal conductivity/low alpha emission molding compound containing high purity semiconductor filler and integrated circuit package |
US4961107A (en) * | 1989-04-03 | 1990-10-02 | Motorola Inc. | Electrically isolated heatsink for single-in-line package |
US5073521A (en) * | 1989-11-15 | 1991-12-17 | Olin Corporation | Method for housing a tape-bonded electronic device and the package employed |
US5101465A (en) * | 1990-08-07 | 1992-03-31 | At&T Bell Laboratories | Leadframe-based optical assembly |
US5173764A (en) * | 1991-04-08 | 1992-12-22 | Motorola, Inc. | Semiconductor device having a particular lid means and encapsulant to reduce die stress |
US5194930A (en) * | 1991-09-16 | 1993-03-16 | International Business Machines | Dielectric composition and solder interconnection structure for its use |
US5214845A (en) * | 1992-05-11 | 1993-06-01 | Micron Technology, Inc. | Method for producing high speed integrated circuits |
US5233220A (en) * | 1989-06-30 | 1993-08-03 | Texas Instruments Incorporated | Balanced capacitance lead frame for integrated circuits and integrated circuit device with separate conductive layer |
US5379187A (en) * | 1993-03-25 | 1995-01-03 | Vlsi Technology, Inc. | Design for encapsulation of thermally enhanced integrated circuits |
US5378924A (en) * | 1992-09-10 | 1995-01-03 | Vlsi Technology, Inc. | Apparatus for thermally coupling a heat sink to a lead frame |
US5379186A (en) * | 1993-07-06 | 1995-01-03 | Motorola, Inc. | Encapsulated electronic component having a heat diffusing layer |
US5434105A (en) * | 1994-03-04 | 1995-07-18 | National Semiconductor Corporation | Process for attaching a lead frame to a heat sink using a glob-top encapsulation |
US5436203A (en) * | 1994-07-05 | 1995-07-25 | Motorola, Inc. | Shielded liquid encapsulated semiconductor device and method for making the same |
US5450283A (en) * | 1992-11-03 | 1995-09-12 | Motorola, Inc. | Thermally enhanced semiconductor device having exposed backside and method for making the same |
US5488254A (en) * | 1991-08-05 | 1996-01-30 | Hitachi, Ltd. | Plastic-molded-type semiconductor device |
US5489801A (en) * | 1993-11-03 | 1996-02-06 | Intel Corporation | Quad flat package heat slug composition |
US5489538A (en) * | 1992-08-21 | 1996-02-06 | Lsi Logic Corporation | Method of die burn-in |
US5490324A (en) * | 1993-09-15 | 1996-02-13 | Lsi Logic Corporation | Method of making integrated circuit package having multiple bonding tiers |
US5528076A (en) * | 1995-02-01 | 1996-06-18 | Motorola, Inc. | Leadframe having metal impregnated silicon carbide mounting area |
US5541446A (en) * | 1994-08-29 | 1996-07-30 | Analog Devices, Inc. | Integrated circuit package with improved heat dissipation |
US5550408A (en) * | 1992-11-18 | 1996-08-27 | Matsushita Electronics Corporation | Semiconductor device |
US5559306A (en) * | 1994-05-17 | 1996-09-24 | Olin Corporation | Electronic package with improved electrical performance |
US5594282A (en) * | 1993-12-16 | 1997-01-14 | Seiko Epson Corporation | Resin sealing type semiconductor device and method of making the same |
US5596231A (en) * | 1991-08-05 | 1997-01-21 | Asat, Limited | High power dissipation plastic encapsulated package for integrated circuit die |
US5598034A (en) * | 1992-07-22 | 1997-01-28 | Vlsi Packaging Corporation | Plastic packaging of microelectronic circuit devices |
US5606199A (en) * | 1994-10-06 | 1997-02-25 | Nec Corporation | Resin-molded type semiconductor device with tape carrier connection between chip electrodes and inner leads of lead frame |
US5661086A (en) * | 1995-03-28 | 1997-08-26 | Mitsui High-Tec, Inc. | Process for manufacturing a plurality of strip lead frame semiconductor devices |
US5708567A (en) * | 1995-11-15 | 1998-01-13 | Anam Industrial Co., Ltd. | Ball grid array semiconductor package with ring-type heat sink |
US5773896A (en) * | 1996-02-19 | 1998-06-30 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device having offsetchips |
US5834848A (en) * | 1996-12-03 | 1998-11-10 | Kabushiki Kaisha Toshiba | Electronic device and semiconductor package |
US5866953A (en) * | 1996-05-24 | 1999-02-02 | Micron Technology, Inc. | Packaged die on PCB with heat sink encapsulant |
US5884396A (en) * | 1997-05-01 | 1999-03-23 | Compeq Manufacturing Company, Limited | Transfer flat type ball grid array method for manufacturing packaging substrate |
US5907769A (en) * | 1996-12-30 | 1999-05-25 | Micron Technology, Inc. | Leads under chip in conventional IC package |
US5917702A (en) * | 1997-11-26 | 1999-06-29 | Intel Corporation | Corner heat sink which encloses an integrated circuit of a ball grid array integrated circuit package |
US5923090A (en) * | 1997-05-19 | 1999-07-13 | International Business Machines Corporation | Microelectronic package and fabrication thereof |
US5938956A (en) * | 1996-09-10 | 1999-08-17 | Micron Technology, Inc. | Circuit and method for heating an adhesive to package or rework a semiconductor die |
US6163956A (en) * | 1998-02-23 | 2000-12-26 | Micron Technology, Inc. | Method of making chip scale package with heat spreade |
US6403882B1 (en) * | 1997-06-30 | 2002-06-11 | International Business Machines Corporation | Protective cover plate for flip chip assembly backside |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2736869B2 (en) | 1994-11-16 | 1998-04-02 | 株式会社オハラ | Method of manufacturing magnetic disk substrate |
-
1999
- 1999-06-29 US US09/342,789 patent/US7233056B1/en not_active Expired - Fee Related
-
2003
- 2003-01-13 US US10/342,632 patent/US7312516B2/en not_active Expired - Fee Related
-
2005
- 2005-07-20 US US11/185,364 patent/US20050248038A1/en not_active Abandoned
-
2006
- 2006-04-18 US US11/406,147 patent/US20060186533A1/en not_active Abandoned
Patent Citations (50)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4024570A (en) * | 1974-09-17 | 1977-05-17 | Siemens Aktiengesellschaft | Simplified housing structure including a heat sink for a semiconductor unit |
US4143456A (en) * | 1976-06-28 | 1979-03-13 | Citizen Watch Commpany Ltd. | Semiconductor device insulation method |
US4300153A (en) * | 1977-09-22 | 1981-11-10 | Sharp Kabushiki Kaisha | Flat shaped semiconductor encapsulation |
US4264917A (en) * | 1978-10-19 | 1981-04-28 | Compagnie Internationale Pour L'informatique Cii-Honeywell Bull | Flat package for integrated circuit devices |
US4507675A (en) * | 1981-03-05 | 1985-03-26 | Matsushita Electronics Corporation | Method for manufacturing a plastic encapsulated semiconductor device and a lead frame therefor |
US4358552A (en) * | 1981-09-10 | 1982-11-09 | Morton-Norwich Products, Inc. | Epoxy resinous molding compositions having low coefficient of thermal expansion and high thermal conductivity |
US4594770A (en) * | 1982-07-15 | 1986-06-17 | Olin Corporation | Method of making semiconductor casing |
US4642671A (en) * | 1982-07-29 | 1987-02-10 | Lucas Industries Public Limited Company | Semi-conductor assembly |
US4931852A (en) * | 1986-06-13 | 1990-06-05 | Advanced Micro Devices, Inc. | High thermal conductivity/low alpha emission molding compound containing high purity semiconductor filler and integrated circuit package |
US4961107A (en) * | 1989-04-03 | 1990-10-02 | Motorola Inc. | Electrically isolated heatsink for single-in-line package |
US5233220A (en) * | 1989-06-30 | 1993-08-03 | Texas Instruments Incorporated | Balanced capacitance lead frame for integrated circuits and integrated circuit device with separate conductive layer |
US5073521A (en) * | 1989-11-15 | 1991-12-17 | Olin Corporation | Method for housing a tape-bonded electronic device and the package employed |
US5101465A (en) * | 1990-08-07 | 1992-03-31 | At&T Bell Laboratories | Leadframe-based optical assembly |
US5173764A (en) * | 1991-04-08 | 1992-12-22 | Motorola, Inc. | Semiconductor device having a particular lid means and encapsulant to reduce die stress |
US5596231A (en) * | 1991-08-05 | 1997-01-21 | Asat, Limited | High power dissipation plastic encapsulated package for integrated circuit die |
US5488254A (en) * | 1991-08-05 | 1996-01-30 | Hitachi, Ltd. | Plastic-molded-type semiconductor device |
US5194930A (en) * | 1991-09-16 | 1993-03-16 | International Business Machines | Dielectric composition and solder interconnection structure for its use |
US5214845A (en) * | 1992-05-11 | 1993-06-01 | Micron Technology, Inc. | Method for producing high speed integrated circuits |
US5598034A (en) * | 1992-07-22 | 1997-01-28 | Vlsi Packaging Corporation | Plastic packaging of microelectronic circuit devices |
US5489538A (en) * | 1992-08-21 | 1996-02-06 | Lsi Logic Corporation | Method of die burn-in |
US5387554A (en) * | 1992-09-10 | 1995-02-07 | Vlsi Technology, Inc. | Apparatus and method for thermally coupling a heat sink to a lead frame |
US5378924A (en) * | 1992-09-10 | 1995-01-03 | Vlsi Technology, Inc. | Apparatus for thermally coupling a heat sink to a lead frame |
US5450283A (en) * | 1992-11-03 | 1995-09-12 | Motorola, Inc. | Thermally enhanced semiconductor device having exposed backside and method for making the same |
US5550408A (en) * | 1992-11-18 | 1996-08-27 | Matsushita Electronics Corporation | Semiconductor device |
US5379187A (en) * | 1993-03-25 | 1995-01-03 | Vlsi Technology, Inc. | Design for encapsulation of thermally enhanced integrated circuits |
US5379186A (en) * | 1993-07-06 | 1995-01-03 | Motorola, Inc. | Encapsulated electronic component having a heat diffusing layer |
US5490324A (en) * | 1993-09-15 | 1996-02-13 | Lsi Logic Corporation | Method of making integrated circuit package having multiple bonding tiers |
US5489801A (en) * | 1993-11-03 | 1996-02-06 | Intel Corporation | Quad flat package heat slug composition |
US5594282A (en) * | 1993-12-16 | 1997-01-14 | Seiko Epson Corporation | Resin sealing type semiconductor device and method of making the same |
US5434105A (en) * | 1994-03-04 | 1995-07-18 | National Semiconductor Corporation | Process for attaching a lead frame to a heat sink using a glob-top encapsulation |
US5559306A (en) * | 1994-05-17 | 1996-09-24 | Olin Corporation | Electronic package with improved electrical performance |
US5436203A (en) * | 1994-07-05 | 1995-07-25 | Motorola, Inc. | Shielded liquid encapsulated semiconductor device and method for making the same |
US5541446A (en) * | 1994-08-29 | 1996-07-30 | Analog Devices, Inc. | Integrated circuit package with improved heat dissipation |
US5606199A (en) * | 1994-10-06 | 1997-02-25 | Nec Corporation | Resin-molded type semiconductor device with tape carrier connection between chip electrodes and inner leads of lead frame |
US5528076A (en) * | 1995-02-01 | 1996-06-18 | Motorola, Inc. | Leadframe having metal impregnated silicon carbide mounting area |
US5661086A (en) * | 1995-03-28 | 1997-08-26 | Mitsui High-Tec, Inc. | Process for manufacturing a plurality of strip lead frame semiconductor devices |
US5708567A (en) * | 1995-11-15 | 1998-01-13 | Anam Industrial Co., Ltd. | Ball grid array semiconductor package with ring-type heat sink |
US5773896A (en) * | 1996-02-19 | 1998-06-30 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device having offsetchips |
US5866953A (en) * | 1996-05-24 | 1999-02-02 | Micron Technology, Inc. | Packaged die on PCB with heat sink encapsulant |
US5938956A (en) * | 1996-09-10 | 1999-08-17 | Micron Technology, Inc. | Circuit and method for heating an adhesive to package or rework a semiconductor die |
US5834848A (en) * | 1996-12-03 | 1998-11-10 | Kabushiki Kaisha Toshiba | Electronic device and semiconductor package |
US5907769A (en) * | 1996-12-30 | 1999-05-25 | Micron Technology, Inc. | Leads under chip in conventional IC package |
US5884396A (en) * | 1997-05-01 | 1999-03-23 | Compeq Manufacturing Company, Limited | Transfer flat type ball grid array method for manufacturing packaging substrate |
US5923090A (en) * | 1997-05-19 | 1999-07-13 | International Business Machines Corporation | Microelectronic package and fabrication thereof |
US6403882B1 (en) * | 1997-06-30 | 2002-06-11 | International Business Machines Corporation | Protective cover plate for flip chip assembly backside |
US5917702A (en) * | 1997-11-26 | 1999-06-29 | Intel Corporation | Corner heat sink which encloses an integrated circuit of a ball grid array integrated circuit package |
US6163956A (en) * | 1998-02-23 | 2000-12-26 | Micron Technology, Inc. | Method of making chip scale package with heat spreade |
US6314639B1 (en) * | 1998-02-23 | 2001-11-13 | Micron Technology, Inc. | Chip scale package with heat spreader and method of manufacture |
US6505400B1 (en) * | 1998-02-23 | 2003-01-14 | Micron Technology, Inc. | Method of making chip scale package with heat spreader |
US6735859B2 (en) * | 1998-02-23 | 2004-05-18 | Micron Technology, Inc. | Method of manufacturing chip scale package |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100224985A1 (en) * | 2009-03-05 | 2010-09-09 | Mihalis Michael | Chip-Scale Packaging with Protective Heat Spreader |
WO2010102151A2 (en) * | 2009-03-05 | 2010-09-10 | Volterra Semiconductor Corporation | Chip-scale packaging with protective heat spreader |
WO2010102151A3 (en) * | 2009-03-05 | 2011-01-13 | Volterra Semiconductor Corporation | Chip-scale packaging with protective heat spreader |
US9070662B2 (en) | 2009-03-05 | 2015-06-30 | Volterra Semiconductor Corporation | Chip-scale packaging with protective heat spreader |
US9806001B2 (en) | 2009-03-05 | 2017-10-31 | Volterra Semiconductor LLC | Chip-scale packaging with protective heat spreader |
CN104698723A (en) * | 2013-12-09 | 2015-06-10 | 三星电机株式会社 | Camera module |
Also Published As
Publication number | Publication date |
---|---|
US7312516B2 (en) | 2007-12-25 |
US7233056B1 (en) | 2007-06-19 |
US20030080402A1 (en) | 2003-05-01 |
US20050248038A1 (en) | 2005-11-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6735859B2 (en) | Method of manufacturing chip scale package | |
US6790710B2 (en) | Method of manufacturing an integrated circuit package | |
US6518098B2 (en) | IC package with dual heat spreaders | |
US5409865A (en) | Process for assembling a TAB grid array package for an integrated circuit | |
US7122401B2 (en) | Area array type semiconductor package fabrication method | |
US6414391B1 (en) | Module assembly for stacked BGA packages with a common bus bar in the assembly | |
US6534858B2 (en) | Assembly and methods for packaged die on pcb with heat sink encapsulant | |
US6760224B2 (en) | Heat sink with alignment and retaining features | |
US6630371B2 (en) | Chip on board and heat sink attachment methods | |
US7915077B2 (en) | Methods of making metal core foldover package structures | |
US6122171A (en) | Heat sink chip package and method of making | |
US5942795A (en) | Leaded substrate carrier for integrated circuit device and leaded substrate carrier device assembly | |
US20060186533A1 (en) | Chip scale package with heat spreader | |
JPH0964247A (en) | Package of chip scale with circuit base board of metal | |
US8643172B2 (en) | Heat spreader for center gate molding | |
US7579680B2 (en) | Packaging system for semiconductor devices | |
US20070281397A1 (en) | Method of forming semiconductor packaged device | |
JPH0338057A (en) | Flagless lead frame, and package using it, and manufacture | |
KR200179419Y1 (en) | Semiconductor package | |
WO2003017328A2 (en) | Encapsulated integrated circuit package and method of manufacturing an integrated circuit package | |
JPH04234138A (en) | Package for highly integrated thin-molded semiconductor use, its manufacture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |