US20060183279A1 - Method for selectively stressing mosfets to improve charge carrier mobility - Google Patents
Method for selectively stressing mosfets to improve charge carrier mobility Download PDFInfo
- Publication number
- US20060183279A1 US20060183279A1 US11/279,016 US27901606A US2006183279A1 US 20060183279 A1 US20060183279 A1 US 20060183279A1 US 27901606 A US27901606 A US 27901606A US 2006183279 A1 US2006183279 A1 US 2006183279A1
- Authority
- US
- United States
- Prior art keywords
- strained
- type
- stress
- layers
- device pair
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title abstract description 71
- 239000002800 charge carrier Substances 0.000 title description 10
- 239000004065 semiconductor Substances 0.000 claims abstract description 15
- 239000000758 substrate Substances 0.000 claims abstract description 11
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 37
- 229920005591 polysilicon Polymers 0.000 claims description 37
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 7
- 229910052710 silicon Inorganic materials 0.000 claims description 7
- 239000010703 silicon Substances 0.000 claims description 7
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 5
- 150000004767 nitrides Chemical class 0.000 claims description 4
- 239000010410 layer Substances 0.000 description 62
- 230000008569 process Effects 0.000 description 58
- 230000015572 biosynthetic process Effects 0.000 description 24
- 238000000137 annealing Methods 0.000 description 14
- 238000000151 deposition Methods 0.000 description 9
- 238000004519 manufacturing process Methods 0.000 description 8
- 230000008021 deposition Effects 0.000 description 6
- 238000001953 recrystallisation Methods 0.000 description 6
- 229910021332 silicide Inorganic materials 0.000 description 6
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 6
- 239000002019 doping agent Substances 0.000 description 5
- 238000005468 ion implantation Methods 0.000 description 5
- 125000006850 spacer group Chemical group 0.000 description 5
- 238000001039 wet etching Methods 0.000 description 5
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 238000001312 dry etching Methods 0.000 description 4
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 3
- 230000004913 activation Effects 0.000 description 3
- 230000000593 degrading effect Effects 0.000 description 3
- 230000002708 enhancing effect Effects 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 239000007943 implant Substances 0.000 description 3
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 3
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 3
- 239000002243 precursor Substances 0.000 description 3
- 239000011241 protective layer Substances 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- -1 Si3N4) Chemical compound 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 238000000277 atomic layer chemical vapour deposition Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000001939 inductive effect Effects 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 230000001681 protective effect Effects 0.000 description 2
- 229910000077 silane Inorganic materials 0.000 description 2
- 229910018999 CoSi2 Inorganic materials 0.000 description 1
- 206010010144 Completed suicide Diseases 0.000 description 1
- 229910020776 SixNy Inorganic materials 0.000 description 1
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 1
- 229910008479 TiSi2 Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 238000005280 amorphization Methods 0.000 description 1
- DFJQEGUNXWZVAH-UHFFFAOYSA-N bis($l^{2}-silanylidene)titanium Chemical compound [Si]=[Ti]=[Si] DFJQEGUNXWZVAH-UHFFFAOYSA-N 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 230000009849 deactivation Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- BUMGIEFFCMBQDG-UHFFFAOYSA-N dichlorosilicon Chemical compound Cl[Si]Cl BUMGIEFFCMBQDG-UHFFFAOYSA-N 0.000 description 1
- PZPGRFITIJYNEJ-UHFFFAOYSA-N disilane Chemical compound [SiH3][SiH3] PZPGRFITIJYNEJ-UHFFFAOYSA-N 0.000 description 1
- 238000005429 filling process Methods 0.000 description 1
- NBVXSUQYWXRMNV-UHFFFAOYSA-N fluoromethane Chemical compound FC NBVXSUQYWXRMNV-UHFFFAOYSA-N 0.000 description 1
- 238000007654 immersion Methods 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 239000000376 reactant Substances 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7843—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being an applied insulating layer
Definitions
- This invention generally relates to formation of MOSFET devices in integrated circuit manufacturing processes and more particularly to a method of selectively inducing stress (strain) into a MOSFET device to improve both electron and hole charge carrier mobility in respective MOSFET channel regions.
- stress is typically introduced into the channel region by formation of an overlying polysilicon gate structure and silicide formation processes.
- ion implantation and annealing processes following formation of the gate structure typically introduce additional stresses into the polysilicon gate structure which are translated into the underlying channel region altering device performance.
- the present invention provides a strained channel MOSFET device with improved charge mobility and method for forming the same.
- the method includes providing a first gate with a first semiconductor conductive type and second gate with a semiconductor conductive type on a substrate; forming a first strained layer with a first type of stress on said first gate; and, forming a second strained layer with a second type of stress on said second gate.
- FIGS. 1A-1F are cross sectional schematic representations of exemplary portions of a CMOS device including NMOS and PMOS portions formed in parallel at stages of manufacture according to an embodiment of the present invention.
- FIG. 2 is an exemplary process flow diagram including several embodiments of the present invention.
- the method of the present invention is explained with reference to exemplary NMOS and PMOS devices, it will be appreciated that the method of the present invention may be applied to the formation of any MOSFET device where a stress level is controllably introduced into a charge carrier channel region by selective formation and subsequent removal of stressed dielectric layers overlying an NMOS and/or PMOS gate structure.
- FIGS. 1A-1F in an exemplary embodiment of the method of the present invention, are shown cross-sectional schematic views of a portion of a semiconductor wafer during stages in production of CMOS structures including NMOS and PMOS devices 10 A and 10 B.
- a silicon substrate 12 including respective p-doped well regions 12 A and n-doped well region 12 B formed by conventional methods, for example a masking process followed by ion implantation and activation annealing.
- isolation areas for example shallow trench isolation (STI) structures, e.g., 14 back filled with an oxide dielectric, for example TEOS oxide.
- STI shallow trench isolation
- a gate structure is formed by conventional processes including first depositing a gate dielectric portion e.g., 16 A and 16 B followed by formation of a polysilicon layer and photolithographic patterning and plasma assisted etching e.g., an (RIE) process to form polysilicon gate electrode portions e.g., NMOS device polysilicon gate electrode 18 A and PMOS device polysilicon gate electrode 18 B.
- RIE plasma assisted etching
- source/drain extension (SDE) regions forming a portion of doped S/D regions e.g., 20 A and 20 B are formed by a conventional ion implant process adjacent the polysilicon electrodes to a shallow depth e.g., (30 to 100 nm) beneath the silicon substrate surface according to a low energy ion implantation or plasma immersion doping process.
- SDE source/drain extension
- sidewall spacers e.g., 22 A and 22 B are formed along the polysilicon gate electrode sidewalls by depositing one or more layers of silicon nitride (e.g., Si 3 N 4 ), silicon oxynitride (e.g., SiON), or silicon oxide (e.g., SiO 2 ) over the gate dielectric followed by etching away portions of the one or more layers to form self-aligned sidewall spacers on either side of the polysilicon gate electrodes.
- silicon nitride e.g., Si 3 N 4
- silicon oxynitride e.g., SiON
- silicon oxide e.g., SiO 2
- the NMOS and PMOS device areas are sequentially doped according to a conventional a high dose ion implantation (HDI) process to form the high density implant portions of doped source/drain (S/D) regions e.g., 20 A and 20 B in the silicon substrate adjacent the sidewall spacers.
- the polysilicon electrodes 18 A and 18 B are preferably doped at the same time the HDI is carried out to lower a sheet resistance of the polysilicon.
- the HDI process carried out at higher implantation energies known in the art compared to the SDE ion implantations, preferably at least partially forms amorphous polysilicon in polysilicon electrodes 18 A and 18 B including the entire polysilicon electrode portion.
- an annealing process to activate the HDI treated S/D regions and the polysilicon electrodes is postponed until after the formation of overlying dielectric films in tensile stress and/or compressive stress over respective NMOS and PMOS gate structures as explained further below.
- At least one first dielectric layer e.g., 24 A is blanket deposited to cover the NMOS and PMOS structures formed in one of compressive and tensile stress to form a first strained layer.
- a silicon oxide buffer layer e.g., 23 having a thickness of less than about 200 Angstroms is formed by a conventional CVD process over the NMOS and PMOS devices.
- first depositing dielectric (strained) layers in either tensile (over NMOS device) or compressive stress (over PMOS device) may be reversed provided that a tensile stress dielectric layer is formed over the NMOS device portion and/or the compressive stress dielectric layer is formed over the PMOS device portion, prior to the dopant activation and polysilicon recrystallization annealing process.
- the first dielectric layer 24 A is deposited in tensile stress over both the NMOS device and PMOS devices.
- the first dielectric layer is deposited to be in tensile stress, having a tensile stress, preferably of up to about 2 GPa.
- the level of the tensile stress can be varied by a number of factors including the thickness of the dielectric film, preferably being from about 50 Angstroms to about 1000 Angstroms in thickness.
- the dielectric film 24 A is deposited by a CVD process where the relative reactant flow rates, deposition pressure, and temperature may be varied to vary a composition of the dielectric layer thereby controlling the level of either tensile or compressive stress.
- the dielectric film may be a nitride film, preferably including silicon nitride (e.g., SiN, Si x N y ) or silicon oxynitride (e.g., Si x ON y ) where the stoichiometric proportions x and y may be selected according to CVD process variables as are known in the art to achieve a desired tensile or compressive stress in a deposited dielectric layer.
- the CVD process may be a low pressure chemical vapor deposition (LPCVD) process, an atomic layer CVD (ALCVD) process, or a plasma enhanced CVD (PECVD) process.
- LPCVD low pressure chemical vapor deposition
- ACVD atomic layer CVD
- PECVD plasma enhanced CVD
- the first dielectric layer 24 A is deposited at a temperature lower than a recrystallization temperature of the amorphous polysilicon gate electrode 18 A and 18 B portions formed in the HDI process.
- a recrystallization temperature is dependent on the level and type of doping
- deposition at a temperature of less than about 600° C. is generally sufficient to prevent recrystallization of the amorphous polysilicon gate electrode portions.
- CVD precursors such as, silane (SiH 4 ), disilane (Si 2 H 6 ) dichlorosilane (SiH 2 Cl 2 ), hexacholorodisilane (Si 2 Cl 6 ), BTBAS and the like, may be advantageously used in the CVD process to form the first dielectric layer.
- a low temperature LPCVD process for forming a tensile stress nitride dielectric layer includes supplying hexacholorodisilane (HCD) (Si 2 Cl 6 ) and NH 3 gaseous precursors deposited at a temperature of from about 400° C. to about 600° C. at a pressure of about 0.1 Torr to about 10 Torr mTorr.
- HCD hexacholorodisilane
- NH 3 gaseous precursors deposited at a temperature of from about 400° C. to about 600° C. at a pressure of about 0.1 Torr to about 10 Torr mTorr.
- An NH 3 to HCD volumetric gas ratio is from about 0.1 to about 500 with a stress increasing with an increasing volumetric ratio.
- a low temperature PECVD process for forming a compressive stress nitride layer may include supplying silane (SiH 4 ) and NH 3 gaseous precursors at a deposition temperature of from about 300° C. to about 600° C. carried out at pressures of from about 50 mTorr to about 5 Torr and RF powers of from about 100 Watts to about 3000 Watts.
- the RF power frequency is from about 50 KHz to about 13.56 MHz. Compressive stress increases with increasing power and frequency.
- a resist patterning process is carried out to cover one of the NMOS and PMOS device portions and remove the first dielectric layer remaining exposed over the uncovered portion.
- a protective resist covering 25 A is formed over the NMOS device portion 10 A and the first dielectric layer 24 A formed in tensile stress is removed over the PMOS device portion 10 B, e.g., including over about half the width of the STI feature 14 by a conventional wet etching (e.g., HF or hot H 3 PO 4 ) or dry etching process.
- an annealing process is optionally carried out to simultaneously activate the HDI dopants in the polysilicon gate electrodes 18 A and 18 B and S/D regions e.g., 20 A and 20 B as well as recrystallize the amorphous polysilicon gate electrode portions formed in the HDI process.
- the annealing process is preferably carried out at temperatures greater than about 600° C., more preferably greater than about 900° C. by conventional annealing techniques.
- the stressed (strained) dielectric layer e.g., 24 A enhances a stress, e.g., tensile stress imparted to the respective channel region e.g., 12 A while not affecting (enhancing) the stress (e.g., compressive) imparted to the channel region of the device (e.g., PMOS) having the stressed dielectric layer first removed, thereby enhancing electron mobility in the NMOS device while not degrading electron mobility in the PMOS device.
- a stress e.g., tensile stress imparted to the respective channel region e.g., 12 A while not affecting (enhancing) the stress (e.g., compressive) imparted to the channel region of the device (e.g., PMOS) having the stressed dielectric layer first removed, thereby enhancing electron mobility in the NMOS device while not degrading electron mobility in the PMOS device.
- a compressive stress dielectric layer may be first formed over the NMOS and PMOS devices 10 A and 10 B followed by removal of that portion of the compressive stress dielectric layer overlying the NMOS device 10 A portion followed by an annealing process to impart an enhanced compressive stress to the PMOS channel 10 B portion e.g., 12 B to enhance hole mobility, while not degrading electron mobility in the NMOS device.
- the remaining portion of the first dielectric layer 24 A overlying the NMOS device 10 A and the oxide buffer layer 23 over both NMOS and PMOS devices may be removed, for example by sequential wet etching (e.g., hot H 3 PO4 dip) or dry etching, followed by a dilute HF wet etching solution dip to remove remaining portions of the oxide buffer layer 23 .
- sequential wet etching e.g., hot H 3 PO4 dip
- dry etching followed by a dilute HF wet etching solution dip to remove remaining portions of the oxide buffer layer 23 .
- At least one second strained (stressed) dielectric layer 24 B is formed over the NMOS device 10 A and PMOS device 10 B according to preferred embodiments as outlined for the first dielectric layer 24 A, but now preferably formed in an opposite stress relationship, e.g., compressive stress up to about 2 GPa.
- a second protective resist layer 25 B is then deposited to cover and protect the PMOS device 10 B portion while a portion of the second dielectric layer 24 B overlying the NMOS device portion 10 A is removed according to a conventional wet or dry etching process as previously outlined for dielectric layer portion 24 A.
- a wet etching process including HF and/or hot H 3 PO 4 , or a fluorocarbon and/or hydrofluorocarbon containing dry etching chemistry.
- a respective tensile stress dielectric layer e.g., 24 A over the NMOS device and a compressive stress dielectric layer e.g., 24 B over the PMOS device an annealing process is not necessary if the respective dielectric layers will remain in place to form a protective layer, e.g., a contact etching stop layer in subsequent processes.
- an annealing process similar to that previously outlined is preferably carried out to recrystallized amorphous polysilicon portions with the respective stressed dielectric layers in place over one or both of the NMOS and PMOS devices to transfer a stress to the channel region to form a strained channel thereby improving the charge carrier mobility in at least one and preferably both NMOS and PMOS devices.
- NMOS and PMOS MOSFET devices including forming salicide (self aligned silicide) portions over the source and drain regions e.g., 28 A and 28 B, and silicide over the upper portion of the polysilicon electrodes, e.g., 30 A and 30 B.
- salicide self aligned silicide
- TiSi 2 or CoSi 2 suicides are formed by conventional processes including titanium or cobalt deposition followed by silicide formation and annealing processes to achieve the low electrical resistance silicide phase as is known in the art.
- a process flow diagram including several embodiments of the present invention is a process flow diagram including several embodiments of the present invention.
- a an semiconductor substrate including a polysilicon gate electrode is provided.
- a high density implant (HDI) doping process is carried out inducing polysilicon gate electrode amorphization.
- process 205 at least one dielectric layer in tensile and/or compressive stress over respective NMOS and PMOS polysilicon electrodes (i.e., tensile stress over NMOS and/or compressive stress over PMOS).
- an annealing process is carried out to activate the HDI dopants and recrystallize the polysilicon gate electrodes forming a desired stress in the semiconductor substrate.
- the at least one dielectric layer is removed.
- conventional processes are carried out to complete formation of MOSFET devices.
- a method for selectively delivering a selected stress level and type to a MOSFET channel region to improve charge carrier mobility and device performance includes the fact that the stressed dielectric layer may be deposited at higher temperatures since the deposition temperature is limited by a temperature of amorphous polysilicon recrystallization rather than another phase transformation such as a previously formed salicides. Further, since the HDI dopant activation is carried out following formation of the stressed dielectric layer, the temperature of dielectric layer formation does not contribute to dopant deactivation. Moreover, an embodiment of the method of the present invention allows the simultaneous formation of a desired level and type of stress in both PMOS and NMOS devices to improve both hole and electron charge carrier mobility, respectively.
- the stressed dielectric layers may be removed following the stressed channel enhancing process thereby avoiding process window limitations including gap filling ability in a subsequent ILD layer deposition process.
- portions of the stressed dielectric layers may be left in place to serve as both stressors and protective layers without the necessity of additional formation processes.
- the method is cost efficient in that the same photomask used for respective NMOS and PMOS HDI processes may be used to selectively remove stressed dielectric layer portions followed by formation of stressed dielectric layer over respective NMOS and PMOS devices.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Ceramic Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
A strained channel MOSFET device with improved charge mobility and method for forming the same, the method including providing a first gate with a first semiconductor conductive type and second gate with a semiconductor conductive type on a substrate; forming a first strained layer with a first type of stress on said first gate; and, forming a second strained layer with a second type of stress on said second gate.
Description
- This invention generally relates to formation of MOSFET devices in integrated circuit manufacturing processes and more particularly to a method of selectively inducing stress (strain) into a MOSFET device to improve both electron and hole charge carrier mobility in respective MOSFET channel regions.
- Mechanical stresses are known to play a role in charge carrier mobility which affects Voltage threshold shifts. The effect of induced mechanical stresses, also referred to as strain in MOSFET device channel regions, on charge carrier mobility is believed to be influenced by complex physical processes related to acoustic and optical phonon scattering.
- Generally, manufacturing processes are known to introduce stress into the MOSFET device channel region. For example, stress is typically introduced into the channel region by formation of an overlying polysilicon gate structure and silicide formation processes. In addition, ion implantation and annealing processes following formation of the gate structure typically introduce additional stresses into the polysilicon gate structure which are translated into the underlying channel region altering device performance.
- Prior art processes have attempted to introduce offsetting stresses into the channel region by forming stressed dielectric layers over the polysilicon gate structure following a silicide formation process. These approaches have met with limited success, however, since the formation of the stressed dielectric layer typically has a degrading electrical performance effect, for example drive current, on a CMOS device formed to operate on the opposite type of majority charge carrier (e.g., N vs. P charge carrier). For example, as NMOS device performance is improved, PNMOS device performance is degraded.
- Other shortcomings in prior art approaches are the adverse affect of the dielectric stress altering layer on subsequent gap filling ability of a subsequent inter-layer dielectric (ILD) layer deposition. For example, the thickness of the dielectric stress layer, and therefore stress altering influence, is limited due to the formation of narrower gaps between devices, a limitation that will increase as device sizes and gap sizes between devices decreases.
- These and other shortcomings demonstrate a need in the semiconductor device integrated circuit manufacturing art for improved CMOS device manufacturing methods to control a mechanical stress level in CMOS device channel regions to improve device performance and reliability.
- It is therefore an object of the present invention to provide improved CMOS device manufacturing methods to control a mechanical stress level in CMOS device channel regions to improve device performance and reliability, in addition to overcoming other shortcomings of the prior art.
- To achieve the foregoing and other objects, and in accordance with the purposes of the present invention, as embodied and broadly described herein, the present invention provides a strained channel MOSFET device with improved charge mobility and method for forming the same.
- In a first embodiment, the method includes providing a first gate with a first semiconductor conductive type and second gate with a semiconductor conductive type on a substrate; forming a first strained layer with a first type of stress on said first gate; and, forming a second strained layer with a second type of stress on said second gate.
- These and other embodiments, aspects and features of the invention will be better understood from a detailed description of the preferred embodiments of the invention which are further described below in conjunction with the accompanying Figures.
-
FIGS. 1A-1F are cross sectional schematic representations of exemplary portions of a CMOS device including NMOS and PMOS portions formed in parallel at stages of manufacture according to an embodiment of the present invention. -
FIG. 2 is an exemplary process flow diagram including several embodiments of the present invention. - Although the method of the present invention is explained with reference to exemplary NMOS and PMOS devices, it will be appreciated that the method of the present invention may be applied to the formation of any MOSFET device where a stress level is controllably introduced into a charge carrier channel region by selective formation and subsequent removal of stressed dielectric layers overlying an NMOS and/or PMOS gate structure.
- Referring to
FIGS. 1A-1F in an exemplary embodiment of the method of the present invention, are shown cross-sectional schematic views of a portion of a semiconductor wafer during stages in production of CMOS structures including NMOS andPMOS devices FIG. 1A is shown asilicon substrate 12 including respective p-dopedwell regions 12A and n-dopedwell region 12B formed by conventional methods, for example a masking process followed by ion implantation and activation annealing. Formed by conventional processes prior to forming the n-well and p-well regions are isolation areas, for example shallow trench isolation (STI) structures, e.g., 14 back filled with an oxide dielectric, for example TEOS oxide. - Still referring to
FIG. 1A , a gate structure is formed by conventional processes including first depositing a gate dielectric portion e.g., 16A and 16B followed by formation of a polysilicon layer and photolithographic patterning and plasma assisted etching e.g., an (RIE) process to form polysilicon gate electrode portions e.g., NMOS devicepolysilicon gate electrode 18A and PMOS devicepolysilicon gate electrode 18B. Following formation of the polysilicon gate electrodes, source/drain extension (SDE) regions forming a portion of doped S/D regions e.g., 20A and 20B are formed by a conventional ion implant process adjacent the polysilicon electrodes to a shallow depth e.g., (30 to 100 nm) beneath the silicon substrate surface according to a low energy ion implantation or plasma immersion doping process. - Still referring to
FIG. 1A , sidewall spacers e.g., 22A and 22B, also referred to as dielectric offset spacers, are formed along the polysilicon gate electrode sidewalls by depositing one or more layers of silicon nitride (e.g., Si3N4), silicon oxynitride (e.g., SiON), or silicon oxide (e.g., SiO2) over the gate dielectric followed by etching away portions of the one or more layers to form self-aligned sidewall spacers on either side of the polysilicon gate electrodes. - Following sidewall spacer formation, the NMOS and PMOS device areas are sequentially doped according to a conventional a high dose ion implantation (HDI) process to form the high density implant portions of doped source/drain (S/D) regions e.g., 20A and 20B in the silicon substrate adjacent the sidewall spacers. The
polysilicon electrodes polysilicon electrodes - In one embodiment, an annealing process to activate the HDI treated S/D regions and the polysilicon electrodes is postponed until after the formation of overlying dielectric films in tensile stress and/or compressive stress over respective NMOS and PMOS gate structures as explained further below.
- Referring to
FIG. 1B , according to an important aspect of the invention, at least one first dielectric layer e.g., 24A is blanket deposited to cover the NMOS and PMOS structures formed in one of compressive and tensile stress to form a first strained layer. Prior to formation of the firstdielectric layer 24A, optionally, but preferably to enhance a subsequent etch processes, a silicon oxide buffer layer e.g., 23 having a thickness of less than about 200 Angstroms is formed by a conventional CVD process over the NMOS and PMOS devices. It will be appreciated, as explained below, that the order of first depositing dielectric (strained) layers in either tensile (over NMOS device) or compressive stress (over PMOS device) may be reversed provided that a tensile stress dielectric layer is formed over the NMOS device portion and/or the compressive stress dielectric layer is formed over the PMOS device portion, prior to the dopant activation and polysilicon recrystallization annealing process. - In the exemplary embodiment as shown, the first
dielectric layer 24A is deposited in tensile stress over both the NMOS device and PMOS devices. For example, the first dielectric layer is deposited to be in tensile stress, having a tensile stress, preferably of up to about 2 GPa. It will be appreciated that the level of the tensile stress can be varied by a number of factors including the thickness of the dielectric film, preferably being from about 50 Angstroms to about 1000 Angstroms in thickness. In a preferred embodiment, thedielectric film 24A is deposited by a CVD process where the relative reactant flow rates, deposition pressure, and temperature may be varied to vary a composition of the dielectric layer thereby controlling the level of either tensile or compressive stress. For example, the dielectric film may be a nitride film, preferably including silicon nitride (e.g., SiN, SixNy) or silicon oxynitride (e.g., SixONy) where the stoichiometric proportions x and y may be selected according to CVD process variables as are known in the art to achieve a desired tensile or compressive stress in a deposited dielectric layer. For example, the CVD process may be a low pressure chemical vapor deposition (LPCVD) process, an atomic layer CVD (ALCVD) process, or a plasma enhanced CVD (PECVD) process. - According to an aspect of the invention the first
dielectric layer 24A is deposited at a temperature lower than a recrystallization temperature of the amorphouspolysilicon gate electrode - For example, a low temperature LPCVD process for forming a tensile stress nitride dielectric layer includes supplying hexacholorodisilane (HCD) (Si2Cl6) and NH3 gaseous precursors deposited at a temperature of from about 400° C. to about 600° C. at a pressure of about 0.1 Torr to about 10 Torr mTorr. An NH3 to HCD volumetric gas ratio is from about 0.1 to about 500 with a stress increasing with an increasing volumetric ratio.
- For example, a low temperature PECVD process for forming a compressive stress nitride layer may include supplying silane (SiH4) and NH3 gaseous precursors at a deposition temperature of from about 300° C. to about 600° C. carried out at pressures of from about 50 mTorr to about 5 Torr and RF powers of from about 100 Watts to about 3000 Watts. The RF power frequency is from about 50 KHz to about 13.56 MHz. Compressive stress increases with increasing power and frequency.
- Referring to
FIG. 1C , following formation of the firstdielectric layer 24A, a resist patterning process is carried out to cover one of the NMOS and PMOS device portions and remove the first dielectric layer remaining exposed over the uncovered portion. For example, in the exemplary order of processing steps shown, a protective resist covering 25A is formed over theNMOS device portion 10A and the firstdielectric layer 24A formed in tensile stress is removed over thePMOS device portion 10B, e.g., including over about half the width of the STI feature 14 by a conventional wet etching (e.g., HF or hot H3PO4) or dry etching process. - At this point, an annealing process is optionally carried out to simultaneously activate the HDI dopants in the
polysilicon gate electrodes - It will be appreciated that a compressive stress dielectric layer may be first formed over the NMOS and
PMOS devices NMOS device 10A portion followed by an annealing process to impart an enhanced compressive stress to thePMOS channel 10B portion e.g., 12B to enhance hole mobility, while not degrading electron mobility in the NMOS device. - In one embodiment, following the annealing process, the remaining portion of the first
dielectric layer 24A overlying theNMOS device 10A and theoxide buffer layer 23 over both NMOS and PMOS devices may be removed, for example by sequential wet etching (e.g., hot H3PO4 dip) or dry etching, followed by a dilute HF wet etching solution dip to remove remaining portions of theoxide buffer layer 23. - Referring to
FIG. 1D , in another embodiment, following removal of a portion of the firstdielectric layer 24A (e.g., in tensile stress over thePMOS device 10B), at least one second strained (stressed)dielectric layer 24B is formed over theNMOS device 10A andPMOS device 10B according to preferred embodiments as outlined for the firstdielectric layer 24A, but now preferably formed in an opposite stress relationship, e.g., compressive stress up to about 2 GPa. - Referring to
FIG. 1E , a second protective resistlayer 25B is then deposited to cover and protect thePMOS device 10B portion while a portion of thesecond dielectric layer 24B overlying theNMOS device portion 10A is removed according to a conventional wet or dry etching process as previously outlined fordielectric layer portion 24A. For example, for a silicon nitride containing seconddielectric layer 24B, a wet etching process including HF and/or hot H3PO4, or a fluorocarbon and/or hydrofluorocarbon containing dry etching chemistry. - At this point, after forming a respective tensile stress dielectric layer e.g., 24A over the NMOS device and a compressive stress dielectric layer e.g., 24B over the PMOS device, an annealing process is not necessary if the respective dielectric layers will remain in place to form a protective layer, e.g., a contact etching stop layer in subsequent processes. On the other hand, if the stressed
dielectric layers - Advantageously, following formation of the respective tensile stress and compressive stress dielectric layers, e.g., 24A and 24B are left in place to serve both stressors and as protective layers in subsequent manufacturing processes.
- Referring to
FIG. 1F , in a another embodiment, if thedielectric layer portions oxide buffer layer 23, conventional processes may then carried out to complete formation of the NMOS and PMOS MOSFET devices including forming salicide (self aligned silicide) portions over the source and drain regions e.g., 28A and 28B, and silicide over the upper portion of the polysilicon electrodes, e.g., 30A and 30B. For example, TiSi2 or CoSi2 suicides are formed by conventional processes including titanium or cobalt deposition followed by silicide formation and annealing processes to achieve the low electrical resistance silicide phase as is known in the art. - Referring to
FIG. 2 is a process flow diagram including several embodiments of the present invention. Inprocess 201, a an semiconductor substrate including a polysilicon gate electrode is provided. In process 203 a high density implant (HDI) doping process is carried out inducing polysilicon gate electrode amorphization. Inprocess 205, at least one dielectric layer in tensile and/or compressive stress over respective NMOS and PMOS polysilicon electrodes (i.e., tensile stress over NMOS and/or compressive stress over PMOS). Inprocess 207, an annealing process is carried out to activate the HDI dopants and recrystallize the polysilicon gate electrodes forming a desired stress in the semiconductor substrate. Inprocess 209, the at least one dielectric layer is removed. Inprocess 211, conventional processes are carried out to complete formation of MOSFET devices. - Thus a method has been presented for selectively delivering a selected stress level and type to a MOSFET channel region to improve charge carrier mobility and device performance. Among the several advantages of the invention include the fact that the stressed dielectric layer may be deposited at higher temperatures since the deposition temperature is limited by a temperature of amorphous polysilicon recrystallization rather than another phase transformation such as a previously formed salicides. Further, since the HDI dopant activation is carried out following formation of the stressed dielectric layer, the temperature of dielectric layer formation does not contribute to dopant deactivation. Moreover, an embodiment of the method of the present invention allows the simultaneous formation of a desired level and type of stress in both PMOS and NMOS devices to improve both hole and electron charge carrier mobility, respectively.
- Other realized advantages include the fact that the stressed dielectric layers may be removed following the stressed channel enhancing process thereby avoiding process window limitations including gap filling ability in a subsequent ILD layer deposition process. Alternatively, portions of the stressed dielectric layers may be left in place to serve as both stressors and protective layers without the necessity of additional formation processes. Advantageously, the method is cost efficient in that the same photomask used for respective NMOS and PMOS HDI processes may be used to selectively remove stressed dielectric layer portions followed by formation of stressed dielectric layer over respective NMOS and PMOS devices.
- The preferred embodiments, aspects, and features of the invention having been described, it will be apparent to those skilled in the art that numerous variations, modifications, and substitutions may be made without departing from the spirit of the invention as disclosed and further claimed below.
Claims (14)
1.-30. (canceled)
31. A MOSFET device pair with improved charge mobility comprising:
a first gate with a first semiconductor conductive type and a second gate with a second semiconductor conductive type overlying a substrate;
a first strained layer with a first type of stress overlying said first gate; and,
a second strained layer with a second type of stress overlying said second gate.
32. The MOSFET device pair of claim 31 , wherein the first and second gates comprise a respective N semiconductor conductive type and P semiconductor conductive type with a respective overlying tensile stress type first strained layer and compressive stress type second strained layer.
33. The MOSFET device pair of claim 31 , further comprising an oxide layer interposed between the first and second strained layers and the respective first and second gates.
34. The MOSFET device pair of claim 31 , wherein the first and second gates further comprise recrystallized polysilicon.
35. The MOSFET device pair of claim 31 , wherein the first and second strained layers comprise a nitride.
36. The MOSFET device pair of claim 31 , wherein the first and second strained layers are selected from the group consisting of silicon nitride and silicon oxynitride.
37. The MOSFET device pair of claim 31 , further comprising a strained channel region in the semiconductor substrate underlying the respective first and second gates comprising a strain transferred from at least one of the respective first and second gates and the first and second strained layers.
38. The MOSFET device pair of claim 31 , wherein the wherein the first and second strained layers comprise a stress level up to about 2 GPa.
39. The MOSFET device pair of claim 31 , wherein the first and second strained layers are formed at a thickness from about 50 Angstroms to about 1000 Angstroms.
40. Strained channel MOSFET devices with improved charge mobility comprising:
a semiconductor substrate comprising N type and P type conductivity polysilicon gate electrodes;
a first strained dielectric layer having primarily a tensile stress overlying the N type conductivity gate electrodes and a second strained dielectric layer having primarily a compressive stress overlying the P type conductivity gate electrodes; and,
strained channel regions in the semiconductor substrate underlying the respective polysilicon gate electrodes comprising a strain transferred from at least one of the respective polysilicon gate electrodes and the respective first and second strained layers.
41. The strained channel MOSFET devices of claim 40 , further comprising an oxide layer interposed between the respective polysilicon gate electrodes and the respective first and second strained dielectric layers.
42. The strained channel MOSFET devices of claim 40 , wherein the N type and P type conductivity polysilicon gate electrodes comprise recrystallized polysilicon.
43. The strained channel MOSFET devices of claim 40 , wherein the first and second strained dielectric layers are selected from the group consisting of silicon nitride and silicon oxynitride.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/279,016 US20060183279A1 (en) | 2004-03-10 | 2006-04-07 | Method for selectively stressing mosfets to improve charge carrier mobility |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/798,960 US7052946B2 (en) | 2004-03-10 | 2004-03-10 | Method for selectively stressing MOSFETs to improve charge carrier mobility |
US11/279,016 US20060183279A1 (en) | 2004-03-10 | 2006-04-07 | Method for selectively stressing mosfets to improve charge carrier mobility |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/798,960 Division US7052946B2 (en) | 2004-03-10 | 2004-03-10 | Method for selectively stressing MOSFETs to improve charge carrier mobility |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060183279A1 true US20060183279A1 (en) | 2006-08-17 |
Family
ID=34920397
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/798,960 Expired - Fee Related US7052946B2 (en) | 2004-03-10 | 2004-03-10 | Method for selectively stressing MOSFETs to improve charge carrier mobility |
US11/370,397 Abandoned US20060223255A1 (en) | 2004-03-10 | 2006-03-07 | Method for selectively stressing MOSFETs to improve charge carrier mobility |
US11/279,016 Abandoned US20060183279A1 (en) | 2004-03-10 | 2006-04-07 | Method for selectively stressing mosfets to improve charge carrier mobility |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/798,960 Expired - Fee Related US7052946B2 (en) | 2004-03-10 | 2004-03-10 | Method for selectively stressing MOSFETs to improve charge carrier mobility |
US11/370,397 Abandoned US20060223255A1 (en) | 2004-03-10 | 2006-03-07 | Method for selectively stressing MOSFETs to improve charge carrier mobility |
Country Status (2)
Country | Link |
---|---|
US (3) | US7052946B2 (en) |
TW (1) | TWI251304B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080242116A1 (en) * | 2007-03-30 | 2008-10-02 | Tokyo Electron Limited | Method for forming strained silicon nitride films and a device containing such films |
Families Citing this family (79)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4831885B2 (en) * | 2001-04-27 | 2011-12-07 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
US7223994B2 (en) * | 2004-06-03 | 2007-05-29 | International Business Machines Corporation | Strained Si on multiple materials for bulk or SOI substrates |
US20060024879A1 (en) * | 2004-07-31 | 2006-02-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Selectively strained MOSFETs to improve drive current |
US7172936B2 (en) * | 2004-09-24 | 2007-02-06 | Texas Instruments Incorporated | Method to selectively strain NMOS devices using a cap poly layer |
US20060079046A1 (en) * | 2004-10-12 | 2006-04-13 | International Business Machines Corporation | Method and structure for improving cmos device reliability using combinations of insulating materials |
US7223647B2 (en) * | 2004-11-05 | 2007-05-29 | Taiwan Semiconductor Manufacturing Company | Method for forming integrated advanced semiconductor device using sacrificial stress layer |
US20060099765A1 (en) * | 2004-11-11 | 2006-05-11 | International Business Machines Corporation | Method to enhance cmos transistor performance by inducing strain in the gate and channel |
JP2006165335A (en) * | 2004-12-08 | 2006-06-22 | Toshiba Corp | Semiconductor device |
US7306983B2 (en) * | 2004-12-10 | 2007-12-11 | International Business Machines Corporation | Method for forming dual etch stop liner and protective layer in a semiconductor device |
US7446062B2 (en) * | 2004-12-10 | 2008-11-04 | International Business Machines Corporation | Device having dual etch stop liner and reformed silicide layer and related methods |
CN1808268B (en) * | 2005-01-18 | 2010-10-06 | 中芯国际集成电路制造(上海)有限公司 | Metal hard mask method and structure for strained silicon MOS transistor |
US7432553B2 (en) * | 2005-01-19 | 2008-10-07 | International Business Machines Corporation | Structure and method to optimize strain in CMOSFETs |
US7220632B2 (en) * | 2005-02-24 | 2007-05-22 | Freescale Semiconductor, Inc. | Method of forming a semiconductor device and an optical device and structure thereof |
US20060228843A1 (en) * | 2005-04-12 | 2006-10-12 | Alex Liu | Method of fabricating semiconductor devices and method of adjusting lattice distance in device channel |
US7365357B2 (en) * | 2005-07-22 | 2008-04-29 | Translucent Inc. | Strain inducing multi-layer cap |
US7244642B2 (en) * | 2005-09-16 | 2007-07-17 | Texas Instruments Incorporated | Method to obtain fully silicided gate electrodes |
CN100442476C (en) | 2005-09-29 | 2008-12-10 | 中芯国际集成电路制造(上海)有限公司 | Nano-device with enhanced strain inductive transferring rate for CMOS technology and its process |
DE102005046977B4 (en) * | 2005-09-30 | 2015-02-05 | Advanced Micro Devices, Inc. | A method of producing a different mechanical deformation by means of a contact etch stop layer stack with an etch stop layer therebetween |
US7785950B2 (en) * | 2005-11-10 | 2010-08-31 | International Business Machines Corporation | Dual stress memory technique method and related structure |
US20070108529A1 (en) * | 2005-11-14 | 2007-05-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained gate electrodes in semiconductor devices |
US8153537B1 (en) | 2005-12-15 | 2012-04-10 | Globalfoundries Singapore Pte. Ltd. | Method for fabricating semiconductor devices using stress engineering |
US20070141775A1 (en) * | 2005-12-15 | 2007-06-21 | Chartered Semiconductor Manufacturing, Ltd. | Modulation of stress in stress film through ion implantation and its application in stress memorization technique |
US7473593B2 (en) * | 2006-01-11 | 2009-01-06 | International Business Machines Corporation | Semiconductor transistors with expanded top portions of gates |
US7544584B2 (en) | 2006-02-16 | 2009-06-09 | Micron Technology, Inc. | Localized compressive strained semiconductor |
US7560318B2 (en) * | 2006-03-13 | 2009-07-14 | Freescale Semiconductor, Inc. | Process for forming an electronic device including semiconductor layers having different stresses |
US7410875B2 (en) * | 2006-04-06 | 2008-08-12 | United Microelectronics Corp. | Semiconductor structure and fabrication thereof |
US8294224B2 (en) * | 2006-04-06 | 2012-10-23 | Micron Technology, Inc. | Devices and methods to improve carrier mobility |
US20070249069A1 (en) * | 2006-04-25 | 2007-10-25 | David Alvarez | Semiconductor devices and methods of manufacturing thereof |
US7504336B2 (en) * | 2006-05-19 | 2009-03-17 | International Business Machines Corporation | Methods for forming CMOS devices with intrinsically stressed metal silicide layers |
US7678636B2 (en) * | 2006-06-29 | 2010-03-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Selective formation of stress memorization layer |
US7479465B2 (en) * | 2006-07-28 | 2009-01-20 | Freescale Semiconductor, Inc. | Transfer of stress to a layer |
DE102006035646B3 (en) * | 2006-07-31 | 2008-03-27 | Advanced Micro Devices, Inc., Sunnyvale | A method of fabricating deformed transistors by stress relief based on a strained implant mask |
WO2008016505A1 (en) * | 2006-07-31 | 2008-02-07 | Advanced Micro Devices, Inc. | Method for forming a strained transistor by stress memorization based on a stressed implantation mask |
US7485544B2 (en) * | 2006-08-02 | 2009-02-03 | Micron Technology, Inc. | Strained semiconductor, devices and systems and methods of formation |
US7682890B2 (en) * | 2006-08-18 | 2010-03-23 | United Microelectronics Corp. | Method of fabricating semiconductor device |
US7968960B2 (en) | 2006-08-18 | 2011-06-28 | Micron Technology, Inc. | Methods of forming strained semiconductor channels |
US7462522B2 (en) * | 2006-08-30 | 2008-12-09 | International Business Machines Corporation | Method and structure for improving device performance variation in dual stress liner technology |
DE102006040765B4 (en) * | 2006-08-31 | 2011-02-03 | Advanced Micro Devices, Inc., Sunnyvale | A method of fabricating a field effect transistor having a strained low-conformance contact etch stop layer and field effect transistor |
US7704823B2 (en) * | 2006-08-31 | 2010-04-27 | Infineon Technologies Ag | Strained semiconductor device and method of making same |
US20080064173A1 (en) * | 2006-09-08 | 2008-03-13 | United Microelectronics Corp. | Semiconductor device, cmos device and fabricating methods of the same |
US20080073724A1 (en) * | 2006-09-22 | 2008-03-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Double layer etch stop layer structure for advanced semiconductor processing technology |
KR100809335B1 (en) * | 2006-09-28 | 2008-03-05 | 삼성전자주식회사 | Semiconductor device and method of fabricating the same |
US7531398B2 (en) * | 2006-10-19 | 2009-05-12 | Texas Instruments Incorporated | Methods and devices employing metal layers in gates to introduce channel strain |
WO2008054679A1 (en) * | 2006-10-31 | 2008-05-08 | Advanced Micro Devices, Inc. | Method of forming a semiconductor structure comprising a field effect transistor having a stressed channel region |
DE102006051494B4 (en) * | 2006-10-31 | 2009-02-05 | Advanced Micro Devices, Inc., Sunnyvale | A method of forming a semiconductor structure comprising a strained channel field field effect transistor |
US20080116521A1 (en) * | 2006-11-16 | 2008-05-22 | Samsung Electronics Co., Ltd | CMOS Integrated Circuits that Utilize Insulating Layers with High Stress Characteristics to Improve NMOS and PMOS Transistor Carrier Mobilities and Methods of Forming Same |
US20080173950A1 (en) * | 2007-01-18 | 2008-07-24 | International Business Machines Corporation | Structure and Method of Fabricating Electrical Structure Having Improved Charge Mobility |
CN101226899A (en) * | 2007-01-19 | 2008-07-23 | 中芯国际集成电路制造(上海)有限公司 | Structure and process for subsequently epitaxial growing strain silicon MOS chip tube in silicon dent |
US8154107B2 (en) * | 2007-02-07 | 2012-04-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and a method of fabricating the device |
US7626244B2 (en) * | 2007-02-28 | 2009-12-01 | International Business Machines Corporation | Stressed dielectric devices and methods of fabricating same |
US7888194B2 (en) * | 2007-03-05 | 2011-02-15 | United Microelectronics Corp. | Method of fabricating semiconductor device |
US7534678B2 (en) * | 2007-03-27 | 2009-05-19 | Samsung Electronics Co., Ltd. | Methods of forming CMOS integrated circuit devices having stressed NMOS and PMOS channel regions therein and circuits formed thereby |
US7713868B2 (en) * | 2007-03-30 | 2010-05-11 | Tokyo Electron Limited | Strained metal nitride films and method of forming |
US7718475B2 (en) * | 2007-04-13 | 2010-05-18 | Qimonda Ag | Method for manufacturing an integrated circuit including a transistor |
US7785949B2 (en) * | 2007-06-06 | 2010-08-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for forming semiconductor device using multi-functional sacrificial dielectric layer |
DE102007030021B4 (en) * | 2007-06-29 | 2010-04-01 | Advanced Micro Devices, Inc., Sunnyvale | A method of forming a semiconductor structure having a field effect transistor having a strained channel region and semiconductor structure |
CN101364545B (en) * | 2007-08-10 | 2010-12-22 | 中芯国际集成电路制造(上海)有限公司 | Germanium-silicon and polycrystalline silicon grating construction of strain silicon transistor |
US7785970B2 (en) * | 2007-08-20 | 2010-08-31 | Texas Instruments Incorporated | Method of forming source and drain regions utilizing dual capping layers and split thermal processes |
US7902082B2 (en) * | 2007-09-20 | 2011-03-08 | Samsung Electronics Co., Ltd. | Method of forming field effect transistors using diluted hydrofluoric acid to remove sacrificial nitride spacers |
US7923365B2 (en) * | 2007-10-17 | 2011-04-12 | Samsung Electronics Co., Ltd. | Methods of forming field effect transistors having stress-inducing sidewall insulating spacers thereon |
CN101447457B (en) * | 2007-11-27 | 2011-07-06 | 中芯国际集成电路制造(上海)有限公司 | Method for manufacturing double-stress membrane complementary metal oxide semiconductor (CMOS) transistor |
US8058123B2 (en) * | 2007-11-29 | 2011-11-15 | Globalfoundries Singapore Pte. Ltd. | Integrated circuit and method of fabrication thereof |
US20090179308A1 (en) * | 2008-01-14 | 2009-07-16 | Chris Stapelmann | Method of Manufacturing a Semiconductor Device |
DE102008007003B4 (en) * | 2008-01-31 | 2015-03-19 | Globalfoundries Dresden Module One Limited Liability Company & Co. Kg | A method of selectively generating strain in a transistor by a stress memory technique without adding further lithography steps |
JP5117883B2 (en) * | 2008-02-25 | 2013-01-16 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
US8048750B2 (en) * | 2008-03-10 | 2011-11-01 | Texas Instruments Incorporated | Method to enhance channel stress in CMOS processes |
US7767534B2 (en) * | 2008-09-29 | 2010-08-03 | Advanced Micro Devices, Inc. | Methods for fabricating MOS devices having highly stressed channels |
DE102009031156B4 (en) * | 2009-06-30 | 2012-02-02 | GLOBALFOUNDRIES Dresden Module One Ltd. Liability Company & Co. KG | Semiconductor device with non-insulating strained material layers in a contact plane and method for its production |
CN102024761A (en) * | 2009-09-18 | 2011-04-20 | 中芯国际集成电路制造(上海)有限公司 | Method for forming semiconductor integrated circuit device |
US8080454B2 (en) * | 2009-10-26 | 2011-12-20 | United Microelectronics Corp. | Method of fabricating CMOS transistor |
DE102009047314B4 (en) * | 2009-11-30 | 2011-10-27 | Globalfoundries Dresden Module One Limited Liability Company & Co. Kg | Performance enhancement in transistors with a high-k metal gate stack by reducing a width of offset spacers |
US9461169B2 (en) | 2010-05-28 | 2016-10-04 | Globalfoundries Inc. | Device and method for fabricating thin semiconductor channel and buried strain memorization layer |
CN102420188B (en) * | 2011-06-07 | 2013-12-04 | 上海华力微电子有限公司 | Strain silicon technological manufacturing method for double-etching barrier layer technology |
CN102437094B (en) * | 2011-08-17 | 2013-12-04 | 上海华力微电子有限公司 | Method for improving etching of through holes in double-through-hole etching stop layer crossover region |
CN102386138B (en) * | 2011-11-24 | 2014-05-14 | 上海华力微电子有限公司 | Through hole etching method, integrated circuit manufacturing method and integrated circuit |
CN102610513A (en) * | 2012-03-31 | 2012-07-25 | 上海华力微电子有限公司 | Method for forming silicon nitride film on dual-stress layer |
US8877598B2 (en) * | 2012-06-01 | 2014-11-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of lithography process with an under isolation material layer |
US9953873B2 (en) * | 2016-05-24 | 2018-04-24 | Globalfoundries Inc. | Methods of modulating the morphology of epitaxial semiconductor material |
JP2022014755A (en) * | 2020-07-07 | 2022-01-20 | キオクシア株式会社 | Semiconductor device and method for manufacturing the same |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030040158A1 (en) * | 2001-08-21 | 2003-02-27 | Nec Corporation | Semiconductor device and method of fabricating the same |
US6855982B1 (en) * | 2004-02-02 | 2005-02-15 | Advanced Micro Devices, Inc. | Self aligned double gate transistor having a strained channel region and process therefor |
US6890808B2 (en) * | 2003-09-10 | 2005-05-10 | International Business Machines Corporation | Method and structure for improved MOSFETs using poly/silicide gate height control |
US20050110114A1 (en) * | 2003-11-25 | 2005-05-26 | Texas Instruments, Incorporated | Capacitor formed on a recrystallized polysilicon layer and a method of manufacture therefor |
US20070093030A1 (en) * | 2003-12-08 | 2007-04-26 | Buehrer Frederick W | Reduction of boron diffusivity in pfets |
-
2004
- 2004-03-10 US US10/798,960 patent/US7052946B2/en not_active Expired - Fee Related
- 2004-11-18 TW TW093135365A patent/TWI251304B/en not_active IP Right Cessation
-
2006
- 2006-03-07 US US11/370,397 patent/US20060223255A1/en not_active Abandoned
- 2006-04-07 US US11/279,016 patent/US20060183279A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030040158A1 (en) * | 2001-08-21 | 2003-02-27 | Nec Corporation | Semiconductor device and method of fabricating the same |
US6890808B2 (en) * | 2003-09-10 | 2005-05-10 | International Business Machines Corporation | Method and structure for improved MOSFETs using poly/silicide gate height control |
US20050110114A1 (en) * | 2003-11-25 | 2005-05-26 | Texas Instruments, Incorporated | Capacitor formed on a recrystallized polysilicon layer and a method of manufacture therefor |
US20070093030A1 (en) * | 2003-12-08 | 2007-04-26 | Buehrer Frederick W | Reduction of boron diffusivity in pfets |
US6855982B1 (en) * | 2004-02-02 | 2005-02-15 | Advanced Micro Devices, Inc. | Self aligned double gate transistor having a strained channel region and process therefor |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080242116A1 (en) * | 2007-03-30 | 2008-10-02 | Tokyo Electron Limited | Method for forming strained silicon nitride films and a device containing such films |
WO2008121463A1 (en) * | 2007-03-30 | 2008-10-09 | Tokyo Electron Limited | Method for forming strained silicon nitride films and a device containing such films |
US7651961B2 (en) | 2007-03-30 | 2010-01-26 | Tokyo Electron Limited | Method for forming strained silicon nitride films and a device containing such films |
Also Published As
Publication number | Publication date |
---|---|
US7052946B2 (en) | 2006-05-30 |
TW200531212A (en) | 2005-09-16 |
TWI251304B (en) | 2006-03-11 |
US20050199958A1 (en) | 2005-09-15 |
US20060223255A1 (en) | 2006-10-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7052946B2 (en) | Method for selectively stressing MOSFETs to improve charge carrier mobility | |
US7220630B2 (en) | Method for selectively forming strained etch stop layers to improve FET charge carrier mobility | |
US9306065B2 (en) | Advanced forming method and structure of local mechanical strained transistor | |
US7122849B2 (en) | Stressed semiconductor device structures having granular semiconductor material | |
US7633127B2 (en) | Silicide gate transistors and method of manufacture | |
US7388259B2 (en) | Strained finFET CMOS device structures | |
US7259050B2 (en) | Semiconductor device and method of making the same | |
US7635620B2 (en) | Semiconductor device structure having enhanced performance FET device | |
EP1565931B1 (en) | Strained finfet cmos device structures | |
US7321155B2 (en) | Offset spacer formation for strained channel CMOS transistor | |
US7579248B2 (en) | Resolving pattern-loading issues of SiGe stressor | |
US7795107B2 (en) | Method for forming isolation structures | |
US20050214998A1 (en) | Local stress control for CMOS performance enhancement | |
US20060024879A1 (en) | Selectively strained MOSFETs to improve drive current | |
US7879668B2 (en) | Method of manufacturing a semiconductor device | |
US7384833B2 (en) | Stress liner for integrated circuits | |
US7129127B2 (en) | Integration scheme to improve NMOS with poly cap while mitigating PMOS degradation | |
US7776695B2 (en) | Semiconductor device structure having low and high performance devices of same conductive type on same substrate | |
US20090075477A1 (en) | Method of manufacturing semiconductor device | |
KR100752201B1 (en) | Manufacturing method of semiconductor device | |
KR100714929B1 (en) | Strained finfet cmos device structures |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |