US20060171450A1 - Serializer clock synthesizer - Google Patents
Serializer clock synthesizer Download PDFInfo
- Publication number
- US20060171450A1 US20060171450A1 US11/049,124 US4912405A US2006171450A1 US 20060171450 A1 US20060171450 A1 US 20060171450A1 US 4912405 A US4912405 A US 4912405A US 2006171450 A1 US2006171450 A1 US 2006171450A1
- Authority
- US
- United States
- Prior art keywords
- clock
- parallel data
- data stream
- frequency
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/02—Digital function generators
- G06F1/025—Digital function generators for functions having two-valued amplitude, e.g. Walsh functions
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M9/00—Parallel/series conversion or vice versa
Definitions
- the present invention relates generally to clock synthesis, and more particularly, to a clock synthesizer that synthesizes a clock signal from a parallel data stream using a serializer.
- clock signal to control and synchronize the timing of operations that are carried out by them.
- multiple clocks are employed in various applications and each clock is selected, configured or designed based on its particular application.
- the main system clock for example, is required to be extremely accurate.
- the clock that is used by analog modules of the test apparatus has the following requirements:
- An object of the present invention is to provide a clock device that uses a serializer to convert a parallel data stream into clock signals.
- a clock device that is capable of generating clock signals with very low jitter, is tunable to a very fine resolution in frequency, is able to skew to an external trigger with no glitches, and is able to hop to different frequencies with minimal delays.
- the clock device can be designed at fairly low cost (about $400 or less), because the serializer, which is a major component of the clock device, has become widely available as a component in telecommunications applications and its cost has decreased accordingly.
- the clock device includes a serializer circuit having a parallel data input, a reference clock input and a serial data output, and a variable clock generating circuit coupled to the reference clock input.
- the serializer circuit can generate a serial data stream representing a synthesized clock signal through the serial data output based on parallel data received through the parallel data input.
- the frequency of the clock signal synthesized by the clock device changes in accordance with changes in the frequency of the clock generated by the variable clock generating circuit and supplied to the reference clock input of the clock device.
- a numerically controlled oscillator is provided in the variable clock generating circuit to enable control over the changes in the frequency of the clock generated by the variable clock generating circuit.
- the clock device further includes a programmable device with registers in which various parameters for controlling the frequency of the synthesized clock signal are stored.
- One such parameter is the numerical input to the numerically controlled oscillator of the variable clock generating circuit.
- the parameters also include two numerical settings that determine the bit values of the parallel data stream that is supplied to the serializer circuit. The first numerical setting determines the number of consecutive 1's that are to appear in the serial data stream converted from the parallel data stream. The second numerical setting determines the number of consecutive 0's that are to appear in the serial data stream converted from the parallel data stream.
- test instrument that includes a clock synthesizer.
- the test instrument includes a clock synthesizer with a serializer circuit for generating a synthesized clock signal, and a signal processing module that uses the synthesized clock signal from the clock synthesizer.
- Still another object of the present invention is to provide a method of generating clock signals with varying frequency from a parallel data stream.
- the method according to an embodiment of the invention includes the steps of converting a parallel data stream into a clock signal having a first frequency in accordance with a first set of control parameters, changing the control parameters, and converting a parallel data stream into a clock signal having a second frequency in accordance with a second, changed, set of control parameters.
- FIG. 1 is a block diagram of a test apparatus in which the present invention may be employed
- FIG. 2 is a block diagram of two instruments of the test apparatus of FIG. 1 ;
- FIG. 3 is a block diagram of a clock synthesizer according to an embodiment of the invention.
- FIG. 4 is a flow diagram illustrating the steps of dynamically adjusting a clock frequency according to an embodiment of the invention.
- FIG. 5 is a flow diagram illustrating the steps of dynamically adjusting a clock frequency according to another embodiment of the invention.
- FIG. 1 is a block diagram of a test apparatus in which the present invention may be employed.
- the test apparatus includes a host computer 10 connected to a test head 20 over a PCI bridge 30 .
- the test head 20 includes a test head motherboard (THMB) 21 to which a plurality of test instruments 25 is connected.
- the THMB 21 houses the master system clock (not shown).
- the test instruments 25 generate test signals and supply them to the device under test (DUT) 40 through the DUT interface 50 .
- the DUT 40 In response to the test signals, the DUT 40 generates response signals that are supplied to the test instruments 25 through the DUT interface 50 .
- a test program that is executed by the host computer 10 controls the test process.
- the test instruments 25 may include digital test instruments and analog test instruments.
- DUT 40 is a mixed-signal device
- both digital and analog test instruments are used, such that the digital instruments are coupled to the digital pins of the DUT 40 and the analog instruments are coupled to the analog pins of the DUT 40 .
- Analog instruments that supply analog test signals to the analog pins of the DUT 40 include digital-to-analog converters (DACS) and analog instruments that receive analog response signals from the analog pins of the DUT 40 include analog-to-digital converters (ADCs).
- DACS digital-to-analog converters
- ADCs analog-to-digital converters
- FIG. 2 is a block diagram of an analog instrument 210 that houses a DAC module 211 and an analog instrument 220 that houses an ADC module 221 .
- the analog instrument 210 also houses an interface field programmable gate array (FPGA) 212 and a clock synthesizer 213 .
- the analog instrument 220 also houses an interface FPGA 222 and a clock synthesizer 223 .
- the interface FPGA 212 and the interface FPGA 222 are programmed to communicate trigger signals, control signals and data signals to and from the THMB 21 .
- the DAC module 211 receives control and data signals through the interface FPGA 212 and generates analog test signals for the DUT 40 based on these signals using a clock signal generated by the clock synthesizer 213 .
- the ADC module 221 receives analog response signals from the DUT 40 through the DUT interface 50 and converts them to digital signals using a clock signal generated by the clock synthesizer 223 .
- the analog instrument 210 may be, for example, an analog waveform generator, or generally, an analog signal generating board. It generates the analog waveform specified in the test program and supplies it to the DUT 40 .
- the analog instrument 220 may be, for example, an analog capture processor, or generally, an analog signal capture board. It samples the analog waveform received from the DUT 40 .
- This board may comprise two ADC modules, one for capturing audio signals with high resolution and low sampling rate, and the other for capturing video signals with low resolution and high sampling rate.
- Both of the clock synthesizers 213 , 223 use the master system clock (mclk) and may be tuned to generate an output clock having a target frequency.
- the control parameters for tuning the clock synthesizers 213 , 223 are specified in the test program and communicated to the clock synthesizers 213 , 223 through the THMB 21 and the respective interface FPGAs 212 , 222 .
- the structure of the clock synthesizers 213 and 223 is otherwise identical and is illustrated in further detail in FIG. 3 .
- FIG. 3 is a block diagram of a clock synthesizer according to an embodiment of the invention. It includes a serializer circuit 310 that receives a parallel data stream from an PGA 320 consisting of a pattern of 1's and 0's and serializes the parallel data stream into a serial data stream.
- the serial data stream output from the serializer circuit 310 represents the synthesized clock signal.
- the frequency of the synthesized clock signal is dependent on two factors: (i) the pattern of 1's and 0's in the parallel data stream; and (ii) the bit rate at which the serializer circuit 310 outputs the serial data stream.
- the following table illustrates the relationship between these two factors and the frequency of the synthesized clock signal.
- the duty cycle of the synthesized clock signal is dependent on the ratio of 1's and 0's in the parallel data stream. If the number of consecutive 1's in the pattern (N1) is equal to the number of consecutive 0's (NO) in the pattern, then the duty cycle is 50%.
- the FPGA 320 includes control registers that store the settings for consecutive 1's and consecutive 0's. These settings are specified by the test program and received by the FPGA 320 from the interface FPGA 212 or 222 .
- the FPGA 320 requires two clocks. The first clock is used in supplying the parallel data to the serializer circuit 310 . The second clock is used for other operations of the FPGA 320 .
- the first clock is derived from the reference clock of the serializer circuit 310 , which is supplied by a variable reference clock generating circuit 330 to the serializer circuit 310 and supplied from the serializer circuit 310 to a sub-rate clock generating circuit 340 .
- the sub-rate clock generating circuit 340 produces a one-half rate clock (reference clock frequency*1 ⁇ 2), which corresponds to the first clock used by the FPGA 320 , and a one-quarter rate clock (reference clock frequency*1 ⁇ 4), which corresponds to the second clock used by the FPGA 320 .
- the FPGA 320 outputs the parallel data stream on both edges of the first clock. Therefore, its effective output frequency is the full rate.
- a full rate clock generating circuit 350 is used to convert the one-half rate clock to a full rate clock, and this full rate clock is used to clock in the parallel data stream into the serializer circuit 310 .
- the bit rate at which the serializer circuit 310 outputs the serial data stream depends on the reference clock that is supplied by the variable reference clock generating circuit 330 .
- the variable reference clock generating circuit 330 includes a direct digital synthesis (DDS) circuit 331 , a differential bandpass filter 332 , a comparator 333 , and a clock multiplier 334 .
- the DDS circuit 331 uses a system clock 360 as its reference clock and includes a numerical oscillator that is tuned to generate clock signals of varying frequency with extremely high resolution. The numerical oscillator is tuned using a frequency tune word that is stored in the FPGA 320 .
- a change in the frequency tune word causes a change in the frequency of the clock signal output from the numerical oscillator and all clock signals that are downstream of the numerical oscillator including the reference clock output from the variable reference clock generating circuit 330 .
- the differential bandpass filter 332 filters out undesired frequencies in the clock signal generated by the DDS circuit 331 .
- the comparator 333 converts the waveform of the clock signal output from the bandpass filter 332 into a square waveform.
- the clock multiplier 334 multiplies the clock signal output from the comparator 333 so that its frequency will be in the range of input frequencies permitted by the serializer circuit 310 .
- the clock synthesizer may be configured as follows.
- the serializer circuit 310 is a 16:1 high-speed serializer chip that is commercially available from Applied Micro Circuits Corporation (Part No. S19235). It takes in parallel 16-bit data at 622 MHz to 694 MHz and generates a 9.95 to 11.1 Gbit/s serial data stream with very low jitter.
- the FPGA 320 is a Xilinx Vertex2 Pro 4 chip. The FPGA 320 is programmed to generate the parallel data stream in accordance with a data pattern defined by two settings.
- the first setting specifies the number of consecutive 1's that are to appear in the resulting serial data stream and the second setting specifies the number of consecutive 0's that are to appear in the resulting serial data stream.
- the FPGA 320 also has a control register that stores a 48-bit frequency tune word (FTW) that determines the frequency of the clock signal output from the DDS circuit 331 .
- the DDS circuit 331 is a DDS modulator chip that is commercially available from Analog Devices, Inc. (Part No. AD9956). It can run with any reference clock input up to 400 Hz.
- the system clock 360 which is supplied to the reference clock input of the DDS circuit 331 is set to run at 400 MHz.
- the clock signal output of the DDS circuit 331 is at 38.8 to 43.4 MHz.
- the frequency band of the differential bandpass filter 332 is set at 35 to 45 MHz. Any clock signal that is outside of this frequency band is filtered out by the differential bandpass filter 332 .
- the clock multiplier 334 is set to multiply its input frequency by 16. With this configuration, the frequency of the serializer will end up being 256 times the DDS frequency.
- FIGS. 4 and 5 are flow diagrams illustrating the steps of dynamically adjusting a clock frequency of the clock synthesizer output from a first frequency of 275 MHz to a second frequency of 250 MHz.
- the first frequency is obtained using the settings corresponding to Example 7 in Table 1 above. Two ways of adjusting the frequency of the synthesized clock are described below.
- the frequency of the synthesized clock is adjusted by changing the FTW stored in the FPGA 320 .
- This method is illustrated in FIG. 4 .
- the control parameters that determine the frequency of the synthesized clock are retrieved from the FPGA 320 .
- the reference clock for the serializer circuit 310 is generated based on the FTW stored in the FPGA 320 (in Example 7, FTW that will generate a serial data rate of 11.0 Gbit/s is 30,236,569,763,840).
- Step 404 the parallel data is converted into serial data by the serializer circuit 310 and a clock running at 275 MHz is synthesized.
- Step 405 the FTW stored in the FPGA 320 is changed so as to obtain the target frequency of 250 MHz. A change in the FTW to 27,487,790,694,400 will result in the generation of a new reference clock (Step 406 ).
- Step 407 the parallel data is converted into serial data using the new reference clock and a clock running at the target frequency of 250 MHz is synthesized (see Example 2 in Table 1 above).
- the frequency of the synthesized clock is adjusted by changing the parallel data settings stored in the FPGA 320 .
- This method is illustrated in FIG. 5 .
- the control parameters that determine the frequency of the synthesized clock are retrieved from the FPGA 320 .
- the reference clock for the serializer circuit 310 is generated based on the FTW stored in the FPGA 320 (in Example 7, FTW that will generate a serial data rate of 11.0 Gbit/s is 30,236,569,763,840).
- Step 504 the parallel data is converted into serial data by the serializer circuit 310 and a clock running at 275 MHz is synthesized.
- Step 505 the parallel data settings stored in the FPGA 320 are changed so as to obtain so as to obtain the target frequency of 250 MHz.
- a change in the 1's setting to 22 and the 0's setting to 22 will result in the generation of a new parallel data (Step 506 ).
- Step 507 the new parallel data is converted into serial data and a clock running at the target frequency of 250 MHz is synthesized (see Example 6 in Table 1 above).
- the first method described above permits fine tuning of the frequency.
- a change in the FTW by one will result in a target frequency change of just 0.000009 Hz (or 9 ⁇ Hz).
- the second method described above permits rapid tuning of frequency and is ideal for frequency hopping applications, because only the bit values of the parallel data are changed and does not have to wait for devices to lock onto new frequencies.
- the fine tuning method whenever the frequency of the reference clock that is supplied to the serializer circuit 310 is changed, it takes time (few milliseconds) for the serializer circuit 310 to lock onto the new reference frequency. Such delays are not desirable for frequency hopping applications.
- Frequency hopping may be employed, for example, during generation of an analog video waveform.
- the video signal corresponding to the forward scan contains a lot of information so a high sampling rate is used to generate this signal.
- the video signal corresponding to the backward scan contains very little information so the sampling rate is turned way down to conserve pattern memory.
- Other examples of where frequency hopping may be employed include testing of chips at lots of different frequencies, and testing of chips across its standard operating frequency range.
Abstract
Description
- 1. Field of the Invention
- The present invention relates generally to clock synthesis, and more particularly, to a clock synthesizer that synthesizes a clock signal from a parallel data stream using a serializer.
- 2. Description of the Related Art
- Most electronic systems employ a clock signal to control and synchronize the timing of operations that are carried out by them. In a system for testing electronic devices, multiple clocks are employed in various applications and each clock is selected, configured or designed based on its particular application. The main system clock, for example, is required to be extremely accurate. On the other hand, the clock that is used by analog modules of the test apparatus has the following requirements:
- Low jitter (less than 2 picoseconds RMS);
- Tunable to a very fine resolution in frequency;
- Be able to skew to an external trigger with no glitches; and
- Be able to hop to different frequencies with minimal delays.
- Conventional clock designs have been inadequate in providing the requirements for the analog clock set forth above. Clocks that have the ability to provide low jitter and high accuracy, e.g., the type of clocks that are used as the main system clock, are typically unable to hop to different frequencies with minimal delays. Also, it is difficult to skew or align the phase of such clocks to an external signal, e.g., a trigger. Some conventional clocks allow for dynamic frequency changes, but they are not desirable because they introduce delays that are too long when hopping from one frequency to another.
- Cost is often an additional requirement for analog clocks used in a test system, because they are installed in multiple devices, e.g., in each test instrument of the test system that contains an analog module. When low cost is added as a requirement in the design of an analog clock, it becomes even more evident that conventional clock designs are inadequate.
- An object of the present invention is to provide a clock device that uses a serializer to convert a parallel data stream into clock signals. With this configuration, it is possible to provide a clock device that is capable of generating clock signals with very low jitter, is tunable to a very fine resolution in frequency, is able to skew to an external trigger with no glitches, and is able to hop to different frequencies with minimal delays. Moreover, the clock device can be designed at fairly low cost (about $400 or less), because the serializer, which is a major component of the clock device, has become widely available as a component in telecommunications applications and its cost has decreased accordingly.
- The clock device according to an embodiment of the invention includes a serializer circuit having a parallel data input, a reference clock input and a serial data output, and a variable clock generating circuit coupled to the reference clock input. The serializer circuit can generate a serial data stream representing a synthesized clock signal through the serial data output based on parallel data received through the parallel data input.
- The frequency of the clock signal synthesized by the clock device changes in accordance with changes in the frequency of the clock generated by the variable clock generating circuit and supplied to the reference clock input of the clock device. A numerically controlled oscillator is provided in the variable clock generating circuit to enable control over the changes in the frequency of the clock generated by the variable clock generating circuit.
- The clock device further includes a programmable device with registers in which various parameters for controlling the frequency of the synthesized clock signal are stored. One such parameter is the numerical input to the numerically controlled oscillator of the variable clock generating circuit. The parameters also include two numerical settings that determine the bit values of the parallel data stream that is supplied to the serializer circuit. The first numerical setting determines the number of consecutive 1's that are to appear in the serial data stream converted from the parallel data stream. The second numerical setting determines the number of consecutive 0's that are to appear in the serial data stream converted from the parallel data stream.
- Another object of the present invention is to provide a test instrument that includes a clock synthesizer. The test instrument according to an embodiment of the invention includes a clock synthesizer with a serializer circuit for generating a synthesized clock signal, and a signal processing module that uses the synthesized clock signal from the clock synthesizer.
- Still another object of the present invention is to provide a method of generating clock signals with varying frequency from a parallel data stream. The method according to an embodiment of the invention includes the steps of converting a parallel data stream into a clock signal having a first frequency in accordance with a first set of control parameters, changing the control parameters, and converting a parallel data stream into a clock signal having a second frequency in accordance with a second, changed, set of control parameters.
- So that the manner in which the above recited features of the present invention can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.
-
FIG. 1 is a block diagram of a test apparatus in which the present invention may be employed; -
FIG. 2 is a block diagram of two instruments of the test apparatus ofFIG. 1 ; -
FIG. 3 is a block diagram of a clock synthesizer according to an embodiment of the invention; -
FIG. 4 is a flow diagram illustrating the steps of dynamically adjusting a clock frequency according to an embodiment of the invention; and -
FIG. 5 is a flow diagram illustrating the steps of dynamically adjusting a clock frequency according to another embodiment of the invention. -
FIG. 1 is a block diagram of a test apparatus in which the present invention may be employed. The test apparatus includes ahost computer 10 connected to atest head 20 over aPCI bridge 30. Thetest head 20 includes a test head motherboard (THMB) 21 to which a plurality oftest instruments 25 is connected. TheTHMB 21 houses the master system clock (not shown). Thetest instruments 25 generate test signals and supply them to the device under test (DUT) 40 through theDUT interface 50. In response to the test signals, theDUT 40 generates response signals that are supplied to thetest instruments 25 through theDUT interface 50. A test program that is executed by thehost computer 10 controls the test process. - The
test instruments 25 may include digital test instruments and analog test instruments. When theDUT 40 is a mixed-signal device, both digital and analog test instruments are used, such that the digital instruments are coupled to the digital pins of theDUT 40 and the analog instruments are coupled to the analog pins of theDUT 40. Analog instruments that supply analog test signals to the analog pins of theDUT 40 include digital-to-analog converters (DACS) and analog instruments that receive analog response signals from the analog pins of theDUT 40 include analog-to-digital converters (ADCs). -
FIG. 2 is a block diagram of ananalog instrument 210 that houses aDAC module 211 and ananalog instrument 220 that houses anADC module 221. Theanalog instrument 210 also houses an interface field programmable gate array (FPGA) 212 and aclock synthesizer 213. Theanalog instrument 220 also houses aninterface FPGA 222 and aclock synthesizer 223. - The
interface FPGA 212 and theinterface FPGA 222 are programmed to communicate trigger signals, control signals and data signals to and from theTHMB 21. TheDAC module 211 receives control and data signals through theinterface FPGA 212 and generates analog test signals for theDUT 40 based on these signals using a clock signal generated by theclock synthesizer 213. TheADC module 221 receives analog response signals from theDUT 40 through theDUT interface 50 and converts them to digital signals using a clock signal generated by theclock synthesizer 223. - The
analog instrument 210 may be, for example, an analog waveform generator, or generally, an analog signal generating board. It generates the analog waveform specified in the test program and supplies it to theDUT 40. Theanalog instrument 220 may be, for example, an analog capture processor, or generally, an analog signal capture board. It samples the analog waveform received from theDUT 40. This board may comprise two ADC modules, one for capturing audio signals with high resolution and low sampling rate, and the other for capturing video signals with low resolution and high sampling rate. - Both of the
clock synthesizers clock synthesizers clock synthesizers THMB 21 and therespective interface FPGAs clock synthesizers FIG. 3 . -
FIG. 3 is a block diagram of a clock synthesizer according to an embodiment of the invention. It includes aserializer circuit 310 that receives a parallel data stream from anPGA 320 consisting of a pattern of 1's and 0's and serializes the parallel data stream into a serial data stream. The serial data stream output from theserializer circuit 310 represents the synthesized clock signal. The frequency of the synthesized clock signal is dependent on two factors: (i) the pattern of 1's and 0's in the parallel data stream; and (ii) the bit rate at which theserializer circuit 310 outputs the serial data stream. The following table illustrates the relationship between these two factors and the frequency of the synthesized clock signal.TABLE 1 Ex- Number of Number of Bit rate Clock frequency ample consecutive 1's consecutive 0's (in Gbit/s) (in MHz) 1 40 40 10.0 125.0 2 20 20 10.0 250.0 3 30 30 10.0 166.7 4 20 10 10.0 333.3 5 10 30 10.0 250.0 6 22 22 11.0 250.0 7 20 20 11.0 275.0 8 30 30 11.0 183.3 9 20 10 11.0 366.7 10 10 30 11.0 275.0 - The duty cycle of the synthesized clock signal is dependent on the ratio of 1's and 0's in the parallel data stream. If the number of consecutive 1's in the pattern (N1) is equal to the number of consecutive 0's (NO) in the pattern, then the duty cycle is 50%. The duty cycle is calculated using the following formula: duty_cycle (%)=100%*N1/(N1+N0). The duty cycle for examples 4 and 9 above is 66.7% (=100%*20/(20+10)). The duty cycle for examples 5 and 10 above is 25% (=100%*10/(10+30)).
- The
FPGA 320 includes control registers that store the settings for consecutive 1's and consecutive 0's. These settings are specified by the test program and received by theFPGA 320 from theinterface FPGA FIG. 3 , theFPGA 320 requires two clocks. The first clock is used in supplying the parallel data to theserializer circuit 310. The second clock is used for other operations of theFPGA 320. The first clock is derived from the reference clock of theserializer circuit 310, which is supplied by a variable referenceclock generating circuit 330 to theserializer circuit 310 and supplied from theserializer circuit 310 to a sub-rateclock generating circuit 340. The sub-rateclock generating circuit 340 produces a one-half rate clock (reference clock frequency*½), which corresponds to the first clock used by theFPGA 320, and a one-quarter rate clock (reference clock frequency*¼), which corresponds to the second clock used by theFPGA 320. TheFPGA 320 outputs the parallel data stream on both edges of the first clock. Therefore, its effective output frequency is the full rate. A full rate clock generating circuit 350 is used to convert the one-half rate clock to a full rate clock, and this full rate clock is used to clock in the parallel data stream into theserializer circuit 310. - The bit rate at which the
serializer circuit 310 outputs the serial data stream depends on the reference clock that is supplied by the variable referenceclock generating circuit 330. The variable referenceclock generating circuit 330 includes a direct digital synthesis (DDS)circuit 331, adifferential bandpass filter 332, acomparator 333, and aclock multiplier 334. TheDDS circuit 331 uses asystem clock 360 as its reference clock and includes a numerical oscillator that is tuned to generate clock signals of varying frequency with extremely high resolution. The numerical oscillator is tuned using a frequency tune word that is stored in theFPGA 320. A change in the frequency tune word causes a change in the frequency of the clock signal output from the numerical oscillator and all clock signals that are downstream of the numerical oscillator including the reference clock output from the variable referenceclock generating circuit 330. Thedifferential bandpass filter 332 filters out undesired frequencies in the clock signal generated by theDDS circuit 331. Thecomparator 333 converts the waveform of the clock signal output from thebandpass filter 332 into a square waveform. Theclock multiplier 334 multiplies the clock signal output from thecomparator 333 so that its frequency will be in the range of input frequencies permitted by theserializer circuit 310. - The clock synthesizer according to an embodiment of the invention may be configured as follows. The
serializer circuit 310 is a 16:1 high-speed serializer chip that is commercially available from Applied Micro Circuits Corporation (Part No. S19235). It takes in parallel 16-bit data at 622 MHz to 694 MHz and generates a 9.95 to 11.1 Gbit/s serial data stream with very low jitter. TheFPGA 320 is a Xilinx Vertex2 Pro 4 chip. TheFPGA 320 is programmed to generate the parallel data stream in accordance with a data pattern defined by two settings. The first setting specifies the number of consecutive 1's that are to appear in the resulting serial data stream and the second setting specifies the number of consecutive 0's that are to appear in the resulting serial data stream. These two settings are stored in control registers of theFPGA 320. - The
FPGA 320 also has a control register that stores a 48-bit frequency tune word (FTW) that determines the frequency of the clock signal output from theDDS circuit 331. TheDDS circuit 331 is a DDS modulator chip that is commercially available from Analog Devices, Inc. (Part No. AD9956). It can run with any reference clock input up to 400 Hz. Thesystem clock 360 which is supplied to the reference clock input of theDDS circuit 331 is set to run at 400 MHz. Depending on the value of the FTW, the clock signal output of theDDS circuit 331 is at 38.8 to 43.4 MHz. The output frequency of theDDS circuit 331 is determined by the following formula: DDS frequency=FTW*400×106/248. The frequency band of thedifferential bandpass filter 332 is set at 35 to 45 MHz. Any clock signal that is outside of this frequency band is filtered out by thedifferential bandpass filter 332. Theclock multiplier 334 is set to multiply its input frequency by 16. With this configuration, the frequency of the serializer will end up being 256 times the DDS frequency. -
FIGS. 4 and 5 are flow diagrams illustrating the steps of dynamically adjusting a clock frequency of the clock synthesizer output from a first frequency of 275 MHz to a second frequency of 250 MHz. In this illustration, the first frequency is obtained using the settings corresponding to Example 7 in Table 1 above. Two ways of adjusting the frequency of the synthesized clock are described below. - According to one method, the frequency of the synthesized clock is adjusted by changing the FTW stored in the
FPGA 320. This method is illustrated inFIG. 4 . InStep 401, the control parameters that determine the frequency of the synthesized clock are retrieved from theFPGA 320. InStep 402, theFPGA 320 produces a parallel data stream based on these settings (according to Example 7, 1's setting=20, 0's setting=20). InStep 403, the reference clock for theserializer circuit 310 is generated based on the FTW stored in the FPGA 320 (in Example 7, FTW that will generate a serial data rate of 11.0 Gbit/s is 30,236,569,763,840). InStep 404, the parallel data is converted into serial data by theserializer circuit 310 and a clock running at 275 MHz is synthesized. InStep 405, the FTW stored in theFPGA 320 is changed so as to obtain the target frequency of 250 MHz. A change in the FTW to 27,487,790,694,400 will result in the generation of a new reference clock (Step 406). InStep 407, the parallel data is converted into serial data using the new reference clock and a clock running at the target frequency of 250 MHz is synthesized (see Example 2 in Table 1 above). - According to another method, the frequency of the synthesized clock is adjusted by changing the parallel data settings stored in the
FPGA 320. This method is illustrated inFIG. 5 . InStep 501, the control parameters that determine the frequency of the synthesized clock are retrieved from theFPGA 320. InStep 502, theFPGA 320 produces a parallel data stream based on these settings (according to Example 7, 1's setting=20, 0's setting=20). InStep 503, the reference clock for theserializer circuit 310 is generated based on the FTW stored in the FPGA 320 (in Example 7, FTW that will generate a serial data rate of 11.0 Gbit/s is 30,236,569,763,840). InStep 504, the parallel data is converted into serial data by theserializer circuit 310 and a clock running at 275 MHz is synthesized. InStep 505, the parallel data settings stored in theFPGA 320 are changed so as to obtain so as to obtain the target frequency of 250 MHz. A change in the 1's setting to 22 and the 0's setting to 22 will result in the generation of a new parallel data (Step 506). InStep 507, the new parallel data is converted into serial data and a clock running at the target frequency of 250 MHz is synthesized (see Example 6 in Table 1 above). - The first method described above permits fine tuning of the frequency. In Example 7, a change in the FTW by one will result in a target frequency change of just 0.000009 Hz (or 9 μHz). The second method described above permits rapid tuning of frequency and is ideal for frequency hopping applications, because only the bit values of the parallel data are changed and does not have to wait for devices to lock onto new frequencies. By contrast, with the fine tuning method, whenever the frequency of the reference clock that is supplied to the
serializer circuit 310 is changed, it takes time (few milliseconds) for theserializer circuit 310 to lock onto the new reference frequency. Such delays are not desirable for frequency hopping applications. - Frequency hopping may be employed, for example, during generation of an analog video waveform. The video signal corresponding to the forward scan contains a lot of information so a high sampling rate is used to generate this signal. On the other hand, the video signal corresponding to the backward scan contains very little information so the sampling rate is turned way down to conserve pattern memory. Other examples of where frequency hopping may be employed include testing of chips at lots of different frequencies, and testing of chips across its standard operating frequency range.
- While the foregoing is directed to embodiments of the present invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/049,124 US7471753B2 (en) | 2005-02-01 | 2005-02-01 | Serializer clock synthesizer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/049,124 US7471753B2 (en) | 2005-02-01 | 2005-02-01 | Serializer clock synthesizer |
Publications (2)
Publication Number | Publication Date |
---|---|
US20060171450A1 true US20060171450A1 (en) | 2006-08-03 |
US7471753B2 US7471753B2 (en) | 2008-12-30 |
Family
ID=36756514
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/049,124 Expired - Fee Related US7471753B2 (en) | 2005-02-01 | 2005-02-01 | Serializer clock synthesizer |
Country Status (1)
Country | Link |
---|---|
US (1) | US7471753B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060242504A1 (en) * | 2005-03-31 | 2006-10-26 | Toshihide Kadota | Configurable automatic-test-equipment system |
US20130343438A1 (en) * | 2012-06-21 | 2013-12-26 | Marlon Gunderson | Apparatuses and methods to change information values |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8310383B2 (en) * | 2009-12-30 | 2012-11-13 | Jds Uniphase Corporation | Generating a jittered digital signal using a serializer device |
US9755766B2 (en) * | 2015-12-07 | 2017-09-05 | Teradyne, Inc. | Front end module for automatic test equipment |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050135524A1 (en) * | 2003-12-23 | 2005-06-23 | Teradyne, Inc. | High resolution synthesizer with improved signal purity |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4979185A (en) * | 1989-10-30 | 1990-12-18 | Texas Instruments Incorporated | High speed serial data link |
JP3327933B2 (en) * | 1991-08-29 | 2002-09-24 | 株式会社リコー | Information recording / reproducing method and apparatus therefor |
US5390180A (en) * | 1991-10-10 | 1995-02-14 | Nec America, Inc. | SONET DS-N desynchronizer |
EP0573104A3 (en) * | 1992-06-02 | 1994-07-13 | Philips Electronics Nv | Display device including a correction circuit for correcting pictures to be displayed, and correction circuit for use in a display device |
US5930294A (en) * | 1997-08-07 | 1999-07-27 | Cisco Technology, Inc. | Frequency measurement circuit |
US6070248A (en) * | 1997-12-12 | 2000-05-30 | Advanced Micro Devices, Inc. | Generation of a stable reference clock frequency from a base clock frequency that may vary depending on source |
JP2002158577A (en) * | 2000-11-20 | 2002-05-31 | Mitsubishi Electric Corp | Slew-rate control circuit and semiconductor device |
US20040205827A1 (en) * | 2003-04-14 | 2004-10-14 | Krone Andrew W. | Multi-stage channel select filter and associated method |
-
2005
- 2005-02-01 US US11/049,124 patent/US7471753B2/en not_active Expired - Fee Related
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050135524A1 (en) * | 2003-12-23 | 2005-06-23 | Teradyne, Inc. | High resolution synthesizer with improved signal purity |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060242504A1 (en) * | 2005-03-31 | 2006-10-26 | Toshihide Kadota | Configurable automatic-test-equipment system |
US7343558B2 (en) * | 2005-03-31 | 2008-03-11 | Teradyne, Inc. | Configurable automatic-test-equipment system |
US20130343438A1 (en) * | 2012-06-21 | 2013-12-26 | Marlon Gunderson | Apparatuses and methods to change information values |
US9252996B2 (en) * | 2012-06-21 | 2016-02-02 | Micron Technology, Inc. | Apparatuses and methods to change information values |
US10038523B2 (en) | 2012-06-21 | 2018-07-31 | Micron Technology, Inc. | Apparatuses and methods to change information values |
US10554349B2 (en) | 2012-06-21 | 2020-02-04 | Micron Technology, Inc. | Apparatuses and methods to change information values |
US11438109B2 (en) | 2012-06-21 | 2022-09-06 | Micron Technology, Inc. | Apparatuses and methods to change information values |
US11831449B2 (en) | 2012-06-21 | 2023-11-28 | Micron Technology, Inc. | Apparatuses and methods to change information values |
Also Published As
Publication number | Publication date |
---|---|
US7471753B2 (en) | 2008-12-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP3611540B1 (en) | Apparatus and methods for synchronization of radar chips | |
US6687868B1 (en) | Test device and method for electrically testing electronic device | |
US20020110211A1 (en) | Direct digital synthesizer based on delay line with sorted taps | |
US8483341B2 (en) | Signal generation system | |
EP1377841A2 (en) | Low-jitter clock for test system | |
JP2006041640A (en) | Jitter applying circuit and testing device | |
JP2006010695A (en) | Clock synthesizing method and system pin by pin | |
US7253760B2 (en) | Method for adjusting signal generator and signal generator | |
US7471753B2 (en) | Serializer clock synthesizer | |
US6999547B2 (en) | Delay-lock-loop with improved accuracy and range | |
JP5064610B2 (en) | Analog clock module | |
CN111090251B (en) | High-speed measurement and control board card implementation method and system | |
EP1640736B1 (en) | Testing device | |
US8164501B2 (en) | Method and system for time interleaved digital to analog conversion for a cable modem | |
CN109617540B (en) | Signal delay device | |
JP2007127460A (en) | Semiconductor integrated circuit | |
CN112290934A (en) | Controllable jitter clock generating device based on Bias-Tee signal synthesis | |
JP2001183431A (en) | Testing device and testing method | |
CN114641934A (en) | Circuit for converting signals between digital and analog | |
JPH06225185A (en) | Picture processing unit | |
WO2006041063A1 (en) | Timing generator and testing apparatus | |
JP7303506B2 (en) | Quantum computer controller | |
CN116578164B (en) | Multichannel coherent signal generating device and multichannel coherent signal source | |
KR0141285B1 (en) | Direct digital frequency synthesizer | |
JP3891913B2 (en) | Semiconductor integrated circuit and test method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CREDENCE SYSTEMS CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WALKER, SAMUEL;REEL/FRAME:016244/0941 Effective date: 20050201 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: SILICON VALLEY BANK, AS ADMINISTRATIVE AGENT, CALI Free format text: SECURITY AGREEMENT;ASSIGNORS:LTX-CREDENCE CORPORATION;EVERETT CHARLES TECHNOLOGIES LLC;REEL/FRAME:032086/0476 Effective date: 20131127 |
|
AS | Assignment |
Owner name: XCERRA CORPORATION, MASSACHUSETTS Free format text: CHANGE OF NAME;ASSIGNOR:LTX-CREDENCE CORPORATION;REEL/FRAME:033032/0768 Effective date: 20140520 |
|
AS | Assignment |
Owner name: EVERETT CHARLES TECHNOLOGIES LLC, MASSACHUSETTS Free format text: RELEASE OF SECURITY INTEREST IN UNITED STATES PATENTS;ASSIGNOR:SILICON VALLEY BANK, AS ADMINISTRATIVE AGENT;REEL/FRAME:034660/0394 Effective date: 20141215 Owner name: XCERRA CORPORATION, MASSACHUSETTS Free format text: RELEASE OF SECURITY INTEREST IN UNITED STATES PATENTS;ASSIGNOR:SILICON VALLEY BANK, AS ADMINISTRATIVE AGENT;REEL/FRAME:034660/0394 Effective date: 20141215 Owner name: SILICON VALLEY BANK, AS ADMINISTRATIVE AGENT, CALI Free format text: SECURITY AGREEMENT;ASSIGNORS:XCERRA CORPORATION;EVERETT CHARLES TECHNOLOGIES LLC;REEL/FRAME:034660/0188 Effective date: 20141215 |
|
AS | Assignment |
Owner name: SILICON VALLEY BANK, AS ADMINISTRATIVE AGENT, CALI Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 7261561 AND REPLACE WITH PATENT NUMBER 7231561 PREVIOUSLY RECORDED ON REEL 034660 FRAME 0188. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT;ASSIGNORS:XCERRA CORPORATION;EVERETT CHARLES TECHNOLOGIES LLC;REEL/FRAME:037824/0372 Effective date: 20141215 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20161230 |