US20060166416A1 - Addition of ballast hydrocarbon gas to doped polysilicon etch masked by resist - Google Patents
Addition of ballast hydrocarbon gas to doped polysilicon etch masked by resist Download PDFInfo
- Publication number
- US20060166416A1 US20060166416A1 US10/905,938 US90593805A US2006166416A1 US 20060166416 A1 US20060166416 A1 US 20060166416A1 US 90593805 A US90593805 A US 90593805A US 2006166416 A1 US2006166416 A1 US 2006166416A1
- Authority
- US
- United States
- Prior art keywords
- etchant
- ballast gas
- layer
- gate stack
- semiconductor wafer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 229930195733 hydrocarbon Natural products 0.000 title claims description 45
- 150000002430 hydrocarbons Chemical class 0.000 title claims description 45
- 239000004215 Carbon black (E152) Substances 0.000 title claims description 36
- 229910021420 polycrystalline silicon Inorganic materials 0.000 title claims description 15
- 229920005591 polysilicon Polymers 0.000 title claims description 14
- 238000000034 method Methods 0.000 claims abstract description 52
- 238000005530 etching Methods 0.000 claims abstract description 39
- 239000004065 semiconductor Substances 0.000 claims abstract description 38
- 238000002161 passivation Methods 0.000 claims abstract description 34
- 239000006227 byproduct Substances 0.000 claims abstract description 22
- 239000000126 substance Substances 0.000 claims abstract description 19
- 239000000203 mixture Substances 0.000 claims abstract description 18
- 239000007789 gas Substances 0.000 claims description 81
- 229920002120 photoresistant polymer Polymers 0.000 claims description 71
- 229910052799 carbon Inorganic materials 0.000 claims description 22
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 21
- 238000006243 chemical reaction Methods 0.000 claims description 18
- 230000009977 dual effect Effects 0.000 claims description 11
- 229910052794 bromium Inorganic materials 0.000 claims description 9
- 229910052801 chlorine Inorganic materials 0.000 claims description 9
- 229910052710 silicon Inorganic materials 0.000 claims description 8
- 239000010703 silicon Substances 0.000 claims description 8
- 229910052731 fluorine Inorganic materials 0.000 claims description 7
- 229910052757 nitrogen Inorganic materials 0.000 claims description 7
- 229910052760 oxygen Inorganic materials 0.000 claims description 7
- 229910052698 phosphorus Inorganic materials 0.000 claims description 7
- 238000000151 deposition Methods 0.000 claims description 6
- 229910052736 halogen Inorganic materials 0.000 claims description 6
- 150000002367 halogens Chemical class 0.000 claims description 6
- 229910052740 iodine Inorganic materials 0.000 claims description 6
- 229910052717 sulfur Inorganic materials 0.000 claims description 6
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 3
- 229910045601 alloy Inorganic materials 0.000 claims description 3
- 239000000956 alloy Substances 0.000 claims description 3
- 239000002245 particle Substances 0.000 claims description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 2
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 claims description 2
- AXQKVSDUCKWEKE-UHFFFAOYSA-N [C].[Ge].[Si] Chemical compound [C].[Ge].[Si] AXQKVSDUCKWEKE-UHFFFAOYSA-N 0.000 claims description 2
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims description 2
- 239000000470 constituent Substances 0.000 claims description 2
- 229910001873 dinitrogen Inorganic materials 0.000 claims description 2
- 229910001882 dioxygen Inorganic materials 0.000 claims description 2
- 229910052732 germanium Inorganic materials 0.000 claims description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 abstract 1
- 239000000463 material Substances 0.000 description 84
- 235000012431 wafers Nutrition 0.000 description 45
- 238000001020 plasma etching Methods 0.000 description 30
- 230000008569 process Effects 0.000 description 17
- 210000002381 plasma Anatomy 0.000 description 15
- 239000006117 anti-reflective coating Substances 0.000 description 14
- 239000004020 conductor Substances 0.000 description 9
- 239000007795 chemical reaction product Substances 0.000 description 8
- 230000008859 change Effects 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 230000004888 barrier function Effects 0.000 description 6
- 239000000460 chlorine Substances 0.000 description 6
- 239000000758 substrate Substances 0.000 description 6
- 230000000873 masking effect Effects 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 230000001419 dependent effect Effects 0.000 description 4
- 239000002019 doping agent Substances 0.000 description 4
- 150000002500 ions Chemical class 0.000 description 4
- 230000004075 alteration Effects 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 125000001424 substituent group Chemical group 0.000 description 3
- -1 CO or CO2 Chemical class 0.000 description 2
- 150000004945 aromatic hydrocarbons Chemical class 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 238000000224 chemical solution deposition Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 125000000816 ethylene group Chemical group [H]C([H])([*:1])C([H])([H])[*:2] 0.000 description 2
- 230000008020 evaporation Effects 0.000 description 2
- 238000001704 evaporation Methods 0.000 description 2
- NBVXSUQYWXRMNV-UHFFFAOYSA-N fluoromethane Chemical compound FC NBVXSUQYWXRMNV-UHFFFAOYSA-N 0.000 description 2
- 230000004907 flux Effects 0.000 description 2
- 230000001939 inductive effect Effects 0.000 description 2
- 239000011261 inert gas Substances 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 230000035945 sensitivity Effects 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- WKBOTKDWSSQWDR-UHFFFAOYSA-N Bromine atom Chemical compound [Br] WKBOTKDWSSQWDR-UHFFFAOYSA-N 0.000 description 1
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 1
- XPDWGBQVDMORPB-UHFFFAOYSA-N Fluoroform Chemical compound FC(F)F XPDWGBQVDMORPB-UHFFFAOYSA-N 0.000 description 1
- 229910003676 SiBr4 Inorganic materials 0.000 description 1
- 229910003811 SiGeC Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- HSFWRNGVRCDJHI-UHFFFAOYSA-N alpha-acetylene Natural products C#C HSFWRNGVRCDJHI-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 229910052797 bismuth Inorganic materials 0.000 description 1
- GDTBXPJZTBHREO-UHFFFAOYSA-N bromine Substances BrBr GDTBXPJZTBHREO-UHFFFAOYSA-N 0.000 description 1
- 150000001721 carbon Chemical class 0.000 description 1
- 229910002091 carbon monoxide Inorganic materials 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000000354 decomposition reaction Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- KBDJQNUZLNUGDS-UHFFFAOYSA-N dibromosilicon Chemical compound Br[Si]Br KBDJQNUZLNUGDS-UHFFFAOYSA-N 0.000 description 1
- RWRIWBAIICGTTQ-UHFFFAOYSA-N difluoromethane Chemical compound FCF RWRIWBAIICGTTQ-UHFFFAOYSA-N 0.000 description 1
- 230000003628 erosive effect Effects 0.000 description 1
- 125000002534 ethynyl group Chemical group [H]C#C* 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 239000008246 gaseous mixture Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 150000002431 hydrogen Chemical class 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 238000011068 loading method Methods 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000008520 organization Effects 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 230000000704 physical effect Effects 0.000 description 1
- 239000000047 product Substances 0.000 description 1
- 150000003377 silicon compounds Chemical class 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- AIFMYMZGQVTROK-UHFFFAOYSA-N silicon tetrabromide Chemical compound Br[Si](Br)(Br)Br AIFMYMZGQVTROK-UHFFFAOYSA-N 0.000 description 1
- BFKJFAAPBSQJPD-UHFFFAOYSA-N tetrafluoroethene Chemical compound FC(F)=C(F)F BFKJFAAPBSQJPD-UHFFFAOYSA-N 0.000 description 1
- TXEYQDLBPFQVAA-UHFFFAOYSA-N tetrafluoromethane Chemical compound FC(F)(F)F TXEYQDLBPFQVAA-UHFFFAOYSA-N 0.000 description 1
- 229910052716 thallium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
- H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
- H01L21/32137—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas of silicon-containing layers
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/909—Controlled atmosphere
Definitions
- This invention relates to the making of electronic components such as integrated circuit semiconductor devices, and in particular, to methods for providing more uniform and more consistent reactive ion etching techniques when pattern factors change, particularly when etching doped gate stacks.
- Fabrication of integrated circuit devices typically requires numerous processing steps to deposit and pattern multiple layers of conducting and insulating materials.
- One of these processing steps includes dry etching.
- reactive species are first generated in a plasma. The species then diffuse to the substrate surface being etched, where they are adsorbed. A chemical reaction occurs, and a volatile by-product is formed. The by-product is then desorbed from the surface and diffused into the bulk of the gas.
- RIE is one such type of dry etching that is often used to selectively etch a substrate on which desired features of an integrated circuit have been patterned using a process such as photo-lithography.
- RIE combines a physical basis (ion) and chemically reactive radicals to remove material from a surface of a semiconductor device to produce the desired features.
- RIE processing involves introducing a process gas into a chamber to generate a plasma, which is used to create an etch gas. This etch gas etches the substrate and creates volatile etch byproduct compounds which are typically evacuated from the chamber.
- RIE processes are carried out on patterned substrates comprising at least two materials.
- One is a material to be etched, and the other is a material that masks the material to be etched.
- the strongly directional nature of the incident energetic ions allows substrate material to be removed in an anisotropic manner (i.e., essentially vertical etch profiles are produced).
- Such material removal mechanisms are also non-selective against masking material and the varying materials underlying the layers being etched, such that, these materials may also be consumed during the patterning of the unmasked material.
- reaction products from the mask material, or the reaction products from the material to be etched can interact with the plasma and impact the etch rate or profile.
- etching/masking material combinations on wafers interacting with the plasma are sources of profile and etch rate variations.
- the hydrocarbon containing photo resist material often plays a roll in the etch chemistry.
- the RIE etch chemistry consumes the hydrocarbon containing photo resist mask material, in addition to the desired etching materials, such that hydrocarbon containing species desorb from the surface of the photo resist mask material and diffuse into the bulk RIE etch chemistry.
- These hydrocarbon containing species form passivation layers on sidewalls of the gate stack layers to prevent the lateral etching thereof during the RIE process.
- a further object of the invention is to provide improved reactive ion etching techniques that compensate or accommodate for pattern factor differences across the structure to be etched.
- the above and other objects, which will be apparent to those skilled in art, are achieved in the present invention, which is directed to in a first aspect a method for etching gate stacks on a semiconductor wafer.
- the method includes providing a semiconductor wafer having a gate stack layer within a processing chamber and flowing an etchant into the processing chamber.
- An overload amount of a ballast gas is added within the processing chamber to form a substantially homogeneous etchant across the semiconductor wafer.
- the homogeneous etchant has a higher concentration of the ballast gas as compared to the etchant.
- a gate stack is then etched into the gate stack layer by contacting the gate stack layer with the substantially homogeneous etchant.
- a passivation layer is deposited over all exposed surfaces during the etching using the ballast gas within the substantially homogeneous etchant to provide substantially uniform etching results.
- the ballast gas may be a carbon containing gas having a chemical formula C x H y , wherein x is an integer ranging from 1 to 10, and y is an integer ranging from 2 to 22.
- the ballast gas may be a carbon containing gas having a chemical formula C x H y A, wherein x is an integer ranging from 1 to 10, y is an integer ranging from 0 to 21, and A represents at least one additional substituent selected from the group consisting of O, N, S, P, F, Cl, Br, I, or combinations thereof.
- the invention is directed to a method for etching gate stacks on a semiconductor wafer.
- the method includes providing a semiconductor wafer that has a patterned photo resist layer over a gate stack layer within a processing chamber, and flowing an etchant into such processing chamber.
- the etchant is contacted to the semiconductor wafer to generate a reaction by-product that is diffused throughout the etchant at varying concentrations across the semiconductor wafer.
- a ballast gas is then added within the processing chamber to equilibrate the varying concentrations of the reaction by-product and provide a substantially homogeneous etchant across the semiconductor wafer.
- a gate stack is etched in the ate stack layer using the patterned photo resist layer by contacting the gate stack layer with the substantially homogeneous etchant, while simultaneously depositing a passivation layer over all exposed surfaces during the etching to provide substantially uniform etching results.
- the gate stack layer may be either a dual gate stack layer or a uniformly pre-doped region. It may be composed of a material such as, silicon, doped silicon, polysilicon, doped polysilicon, germanium, silicon germanium, silicon germanium carbon, mixtures thereof, alloys thereof or multilayers thereof.
- a hard mask layer may reside between the photo resist layer and the gate stack layer.
- the etchant may be a halogen-based plasma in the presence of an oxygen gas, a halogen-based plasma in the presence of a nitrogen gas, or mixtures thereof.
- the reaction by-product may be gaseous by-products desorbed from a surface of the photo resist layer, gaseous particles desorbed from a surface of the gate stack layer, or both.
- the ballast gas and the reaction by-product may be identical gases or they may be equivalent to one another.
- This ballast gas may be either overloaded into the processing chamber, or it may be added to the processing chamber in an amount sufficient to compensate for varying patterns of the patterned photo resist layer residing across the semiconductor wafer, and the varying amounts of the reaction by-product desorbed from the varying patterned photo resist layer and diffused at varying concentrations throughout the etchant.
- the patterned photo resist layer is a patterned hydrocarbon containing resist layer, upon contact with the etchant, it is hydrocarbon containing species that are desorbed from the patterned hydrocarbon containing resist layer and diffused throughout the etchant at varying concentrations across the semiconductor wafer.
- the ballast gas is a carbon containing ballast gas added to the processing chamber to equilibrate the varying concentrations of the hydrocarbon containing species throughout such etchant.
- the carbon containing ballast gas may have a chemical formula C x H y , wherein x is an integer ranging from 1 to 10, and y is an integer ranging from 2 to 22.
- the carbon containing ballast gas may have a chemical formula C x H y A, wherein x is an integer ranging from 1 to 10, y is an integer ranging from 0 to 21, and A represents at least one additional substituent selected from the group consisting of O, N, S, P, F, Cl, Br, I, or combinations thereof.
- the invention is directed to a chemical composition for etching gate stacks on a semiconductor wafer.
- the composition includes an etchant having desorbed hydrocarbon containing species diffused at varying concentrations throughout the etchant, and a carbon containing ballast gas added to the etchant.
- This carbon containing ballast gas is added to the etchant such that it equilibrates the varying concentrations of the hydrocarbon containing species throughout the etchant to provide a substantially homogeneous etchant.
- the ballast gas may have a chemical formula C x H y , or it may have a chemical formula C x H y A.
- FIGS. 1 A-B are cross-sectional views of portions of semiconductor wafers each having hydrocarbon photo resist soft mask materials over, respectively, a dual gate stack layer having doped and non-doped regions ( FIG. 1A ), and a uniformly doped gate stack layer ( FIG. 1B ).
- FIGS. 2 A-B are cross-sectional views, respectively, of FIGS. 1 A-B showing the photo resist soft mask materials being patterned and etched.
- FIGS. 3 A-B are cross-sectional views, respectively, of FIGS. 2 A-B showing the patterns being continued into the dual gate stack and the uniformly doped gate stack whereby a ballast gas flow is added to the etch chemistry to form a passivation layer over all exposed surfaces.
- FIGS. 4 A-B are cross-sectional views, respectively, of FIGS. 3 A-B showing the resultant gate stack whereby the passivation layer covers only the gate stack layers and any remaining soft mask layers.
- FIGS. 5 A-B are cross-sectional views, respectively, of FIGS. 4 A-B showing the step of removing the passivation layer, softmask layer, and ARC layer.
- FIGS. 6 A-B are cross-sectional views of portions of semiconductor wafers each having hydrocarbon photo resist soft mask materials in combination with hard mask materials over, respectively, a dual gate stack layer having doped and non-doped regions ( FIG. 6A ), and a uniformly doped gate stack layer ( FIG. 6B ).
- FIGS. 7 A-B are cross-sectional views, respectively, of FIGS. 6 A-B showing the photo resist soft mask materials and the hard mask materials being patterned and etched.
- FIGS. 8 A-B are cross-sectional views, respectively, of FIGS. 7 A-B showing the patterns being continued into the dual gate stack and the uniformly doped gate stack whereby a ballast gas flow is added to the etch chemistry to form a passivation layer over all exposed surfaces.
- FIGS. 9 A-B are cross-sectional views, respectively, of FIGS. 8 A-B showing the resultant gate stack whereby the passivation layer covers only the gate stack layers and any remaining soft mask and hard mask layering.
- FIGS. 10 A-B are cross-sectional views, respectively, of FIGS. 9 A-B showing the step of removing the passivation layer, photo resist soft mask materials and the hard mask materials.
- FIGS. 11 A-B are cross-sectional views of portions of semiconductor wafers each having hard mask materials over, respectively, a dual gate stack layer having doped and non-doped regions ( FIG. 11A ) and a uniformly doped gate stack layer ( FIG. 11B ), whereby a passivation layer has been formed over all exposed surfaces in accordance with the invention during the formation of the gate stack layers.
- FIGS. 12 A-B are cross-sectional views, respectively, of FIGS. 11 A-B showing the resultant gate stack whereby the passivation layer covers only the gate stack layers and any remaining hard mask layering.
- FIGS. 1A-12B of the drawings in which like numerals refer to like features of the invention.
- the present invention relates to methods for providing more uniform and more consistent Reactive Ion Etching (RIE) when pattern factors change, and in particular, when etching doped gate stacks, for example, in complementary metal oxide semiconductor (CMOS) devices and metal oxide semiconductor field effect transistors (MOSFETs).
- RIE Reactive Ion Etching
- a gate dielectric layer 110 is formed on a substrate 100 .
- a conductive layer 120 is formed over the gate dielectric layer 110 .
- This conductive layer 120 may include any known conductive materials used in the art including, but not limited to, at least one conductive material selected from Si, polySi, Ge, SiGe, SiGeC, mixtures thereof, alloys thereof and multilayers of the same having any stoicheometric ratio.
- a preferred material for conductive layer 120 is polysilicon.
- the conductive layer 120 may be a dual gate stack layer of essentially non-doped 121 and pre-doped 122 regions ( FIG.
- These layers of the dual gate stack 121 / 122 or single pre-doped stack 123 may be doped with any known p+ type or n+ type dopants including, but not limited to, p+ type dopants such as B, Al, Ga, In and Tl, or n+ type dopants such as P, N, As, Sb and Bi.
- a layer of anti-reflective coating (ARC) 150 may be deposited directly over the conductive layer 120 .
- the ARC layer may comprise any organic-based material known suitable for ARC.
- ARC 150 can be deposited, for example, by CVD, plasma-assisted CVD, evaporation, chemical solution deposition, and other like deposition processes.
- the physical thickness of the ARC may vary, and can be, for example, from about 20 nm to about 150 nm.
- a layer of softmask photo resist material 160 is then deposited directly over the ARC layer 150 .
- the softmask photo resist material 160 may include any conventional organic-based photo resist material, such as a hydrocarbon containing material.
- the photo resist material 160 may be deposited, for example, by CVD, plasma-assisted CVD, evaporation, chemical solution deposition, and other like deposition processes.
- the physical thickness of the photo resist material may vary, such as, for example ranging from about 40 nm to about 600 nm.
- the multilayer semiconductor wafers may further include a hard mask layer.
- a barrier layer 130 such as a nitride layer, is formed directly over the conductive layer 120 followed by a hard mask layer 140 .
- the hard mask material may include any conventional material suitable for use as a hard mask, such as an oxide layer.
- the ARC layer 150 followed by the softmask photo resist layer 160 are then deposited over the hard mask layer 140 .
- the multilayer semiconductor wafers may include only a barrier layer 130 followed by a hard mask layer 140 formed over the conductive layer 120 .
- the hard mask material may include any conventional material suitable for use as a hard mask, such as an oxide layer.
- the softmask photo resist layer 160 and ARC layer 150 may be patterned and etched using any methods known in the art, such as, for example, conventional lithography.
- these layers may also be patterned and etched using known methods.
- the softmask photo resist/ARC layers 160 / 150 are patterned, and then this pattern is transferred into the hard mask/barrier layers 140 / 130 .
- the patterned layers may alternatively only include patterned hard mask/barrier layers 140 / 130 over the conductive layer 120 .
- the softmask photo resist layer 160 and ARC layer 150 may be patterned and etched using etchants including, but not limited to, N 2 , Br, Cl, or an O 2 based plasma with some inert gases, such as, He or Ar.
- etchants including, but not limited to, N 2 , Br, Cl, or an O 2 based plasma with some inert gases, such as, He or Ar.
- the processing conditions may including pressures ranging from about 5 mTorr to about 75 mTorr, an rf source power of about 100 Watts to about 800 Watts, an rf bias power of about 5 Watts to about 100 Watts, all performed within a capacitive coupled or an inductive coupled plasma chamber.
- the hard mask layers 130 / 140 may be patterned and etched using etchants including, but not limited to, fluorocarbon containing gases, such CF 4 , CHF 3 , CH 2 F 2 , CH 3 F, C 2 F 4 , etc., gaseous mixtures of oxygen or hydrogen, such as, CO or CO 2 , with some inert gases, such as, He or Ar.
- the processing conditions may including pressures ranging from about 15 mTorr to about 200 mTorr, an rf source power of about 100 Watts to about 500 Watts, an rf bias power of about 50 Watts to about 250 Watts, all performed within a capacitive coupled or an inductive coupled plasma chamber.
- the patterns of FIGS. 2 A-B and 7 A-B are transferred into the underlying conductive layers 120 to form gate stacks.
- an essential feature of the invention is that the softmask photo resist layers 160 remain over the conductive layers 120 during such etching process.
- An RIE etchant is provided within the processing chamber, in which the multilayer semiconductor wafer is being processed.
- This etchant composition may include, but is not limited to, at least one of any halogen-based plasmas (i.e. an F, Cl, Br, or I based plasma) or mixtures thereof, in the presence of a gas, such as O 2 or N 2 , or even mixtures thereof.
- the RIE etch chemistry consumes softmask photo resist layer materials 160 , in addition to the conductive layers 120 . This causes particles of the softmask photo resist layer materials to be diffused into the RIE etch chemistry within the processing chamber.
- the softmask photo resist layer 160 is a hydrocarbon containing material
- hydrocarbon containing species desorb from the surface of the photo resist and diffuse into the bulk RIE etch chemistry. These hydrocarbon containing species are then deposited onto the exposed gate stack sidewalls of the conductive layer 120 , as well as exposed horizontal surfaces during the etching process, to form the passivation layers 170 over all such exposed surfaces.
- the passivation layer 170 formed on the gate stack sidewalls prevents the lateral etching of such conductive layer 120 , as well as directs the etchant towards the exposed top surfaces of the conductive layers 120 for etching thereof, to result in straighter gate stacks.
- a passivation layer is not formed on the gate stack sidewalls, or does not completely cover such gate stack sidewalls
- exposed portions of the gate stack sidewalls may be undesirably undercut during the etch process.
- the conductive layer is a dual pre-doped gate stack containing both n+ type and p+ type dopants on the same wafer (e.g. layers 121 / 122 )
- fabrication challenges may be present that would otherwise not be present on a wafer with a single type doped conductive layer (e.g. layer 123 ).
- Chlorine and bromine based plasmas have conventionally been used to etch polysilicon gate stacks due to their selectivity of etching polysilicon over other gate materials, such as silicon oxide.
- the n+ doped regions etch much faster in both vertical and lateral directions than the p+ doped regions, which results in undesirable profile differences between such n+ and p+ doped poly-Si gate stacks.
- the present invention overcomes the above problems associated with RIE etching when pattern factors of the varying patterns etched into the photo resist material change across the wafer by advantageously accommodating for or compensating for these varying pattern factor differences across the wafer. This is accomplished by introducing a ballast gas flow into the processing chamber for maintaining a substantially uniform concentration of hydrocarbon containing species within the RIE etch chemistry across the entire wafer to ensure the formation of passivation layers 170 on both lateral sidewalls of the gate stack and the exposed bottom surfaces of the conductive layer during etching thereof.
- the ballast gas flow is either overloaded within the processing chamber or provided in an amount sufficient to compensate for the pattern factor changes across the wafer being processed (i.e., the resist composition related differences in the contributed flow).
- the ballast gas flow is overloaded within the processing chamber.
- the ballast gas flow may be a gas the same as, similar to or the equivalent of a reaction product generated within the processing chamber. That is, the ballast gas flow and the reaction product may both have the same chemical and physical properties and characteristics for forming passivation layers 170 .
- the ballast gas flow is selected to passivate the masking material and the doped silicon sidewalls and exposed bottom surfaces, and as such, may be dissimiliar to the materials evolved from the masking material.
- this reaction product may be a by-product generated by reaction of the RIE etch chemistry with the soft mask photo resist material, reaction of the RIE etch chemistry with the etched underlying conductive material, or even both.
- the reaction product is preferably a by-product desorbed from the soft mask photo resist material 160 as a result of reaction between the soft mask photo resist material and the etch chemistry used to etch conductive layer 120 .
- this soft mask photo resist material 160 generally has a high fractional composition of unsaturated aromatic hydrocarbon compounds. As the RIE etch proceeds, these unsaturated aromatic hydrocarbon compounds decompose and are released into the RIE chemistry within the processing chamber.
- the ballast gas flow preferably comprises at least one carbon containing gas.
- the ballast gas flow is a hydrocarbon containing gas having the chemical formula C x H y , wherein x is an integer ranging from 1 to 10, and y is an integer ranging from 2 to 22.
- the ballast gas flow preferably comprises at least one carbon containing gas overloaded within the processing chamber, and more preferably is a hydrocarbon containing gas having the chemical formula C x H y , wherein x is an integer ranging from 1 to 10, and y is an integer ranging from 2 to 22.
- the ballast gas flow may be an unsaturated ethylene or acetylene gas added to the etch chemistry within the processing chamber to “simulate” the soft mask photo resist material decomposition.
- this ballast gas flow is added to the etch chemistry to make the environment surrounding the wafer to be more uniform and homogeneous with hydrocarbon species for etching underlying conductive material (preferably, polysilicon). This uniform etch chemistry across the entire wafer being processed significantly reduces any potential for microloading factors, as well as provides more uniform etch results and improvements in through-pitch performance.
- the ballast gas flow may either be overloaded within the processing chamber or added in an amount sufficient to compensate for pattern factor changes. Wherein the ballast gas flow is overloaded within the processing chamber, it is added to the etch chemistry in an amount whereby the ballast gas flow is the dominating constituent within the etchant.
- the ballast gas flow may be provided into the processing chamber in amounts ranging from about 5 sccm to about 100 sccm, preferably from about 5 sccm to about 20 sccm, such that the amount of desorbed hydrocarbon contribution from resist consumption is only a small fraction of the total hydrocarbon flow within the etch chemistry.
- the temperature may range from about 25° C. to about 85° C., preferably from about 30° C. to about 75° C.
- ballast gas flow allows for the formation of passivation layers 170 at least on the vertical sidewalls of the gate stack to prevent such layers from being damaged during etching, as well as enabling the formation of straighter gate stacks.
- a thin passivation layer 170 is also formed on the horizontal exposed surfaces of conductive layer 120 , as is shown in FIGS. 3 A-B, 8 -AB, 11 A-B.
- the incident ion flux from the plasma acts to physically remove the thin passivation layer on surfaces incident to such plasma.
- the incident ion flux physically removes the thin passivation layer from the exposed horizontal surface on the conductive layer 120 .
- the degree of sputtering decreases dramatically with the incident angle to preserve the deposited passivation layer on the silicon sidewalls.
- the passivation layer 170 remains and covers only any remaining soft mask and/or hard mask materials, as well as the resultant gate stack layers.
- the ballast gas flow may be provided within the processing chamber in an amount sufficient to compensate for pattern factor changes across the wafer being processed to form the passivation layers 170 shown in FIGS. 3 A-B and 8 -AB during the etch step, and the resultant structures shown in FIGS. 4 A-B and 9 A-B upon etch completion.
- lesser amounts of hydrocarbons are typically added to the etch chemistry, as compared to the above aspect of overloading the etch chemistry.
- this total added amount is dependent upon the soft mask photo resist patterning differences across the wafer. That is, the added amount is designed to compensate for these soft mask photo resist pattern differences, which cause varying amounts of hydrocarbons to be added to the etch chemistry across the wafer.
- a lesser amount of compensating gaseous hydrocarbons may be added to the etch chemistry when there is a large surface area of exposed soft mask photo resist material for interacting with the etch chemistry, which allows for increased concentrations of desorbed hydrocarbon containing species to mix with the etch chemistry.
- a large amount of compensating gaseous hydrocarbon may be required to be added to the etch chemistry when there is a small amount of exposed surface area of soft mask photo resist materials for interacting with the etch chemistry.
- the percentage of soft mask photo resist pattern differences across the wafer is first determined. This may be accomplished by calculating the pattern differences across the wafer based on the actual patterned soft mask photo resist material, or based on a desired pattern to be etched within such soft mask. Using this percentage of pattern factor differences, the required amount of ballast gas flow is calculated that will compensate for such pattern factor differences. The above calculations may preferably be performed by an automated factory system. However, wherein the structure being processed contains only hard mask materials, the system is overloaded with the ballast gas flow since there is no need to determine the actual pattern factor loading.
- the gas phase deposition of passivant will have an inverse pattern factor dependence, whereby diffusivity will reduce passivant deposition in nested areas relative to open pitch structures. This will tend to compensate for the inherent microloading of resist-generated passivant materials.
- the pattern factor differences of conductive material across the wafer may also be used to alter the etch chemistry in accordance with the invention, as discussed in detail above.
- These pattern factor differences of the conductive material comprise the varying amounts of conductive layers exposed between the gate stacks being formed.
- the pattern factor differences of such doped polysilicon layer may be compensated for by adding reaction products including, but not limited to, SiBr 4 , SiHBr 3 , SiH 2 Br 2 or other like halogen containing silicon compounds.
- the present invention may also be used to compensate for pattern factor differences of the metal gate by providing gaseous reaction products of such metal RIE process as a gaseous input to the RIE reaction. It should be appreciated that various other pattern factor differences existing across the wafer being processed may be compensated for in accordance with the invention in order to provide significantly improved RIE processing that generate more uniform and consistent results.
- any remaining passivation layer 170 is then removed. In so doing, remaining passivation layer 170 , softmask layer 160 , and ARC layer 150 are removed such that the resultant gate stack is provided with substantially straight sidewalls, as is shown in FIG. 5A -B.
- any remaining passivation layer 170 , softmask layer 160 , ARC layer 150 , hard mask layer 140 and barrier layer 130 may be removed to provide the gate stack of FIGS. 10 A-B having substantially straight sidewalls.
- the remaining passivation layer 170 , hard mask layer 140 and barrier layer 130 of FIG. 12B may be removed to provide a gate stack having substantially straight sidewalls.
- the present invention advantageously provides more uniform and consistent reactive ion etching techniques when pattern factors change across the structure being etched.
- the ballast gas flows make variations in the amount of resist erosion insignificant, as well as may compensate for variations in the patterned soft mask photo resist. This is accomplished by taking into account the impact of photo resist consumption on etch rates and/or etch profiles. A much higher product wafer yield is realized in accordance with the method steps and process flow of the present invention.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Plasma & Fusion (AREA)
- Drying Of Semiconductors (AREA)
Abstract
Description
- 1. Field of the Invention
- This invention relates to the making of electronic components such as integrated circuit semiconductor devices, and in particular, to methods for providing more uniform and more consistent reactive ion etching techniques when pattern factors change, particularly when etching doped gate stacks.
- 2. Description of Related Art
- Fabrication of integrated circuit devices typically requires numerous processing steps to deposit and pattern multiple layers of conducting and insulating materials. One of these processing steps includes dry etching. In a typical dry etch process, reactive species are first generated in a plasma. The species then diffuse to the substrate surface being etched, where they are adsorbed. A chemical reaction occurs, and a volatile by-product is formed. The by-product is then desorbed from the surface and diffused into the bulk of the gas.
- RIE is one such type of dry etching that is often used to selectively etch a substrate on which desired features of an integrated circuit have been patterned using a process such as photo-lithography. RIE combines a physical basis (ion) and chemically reactive radicals to remove material from a surface of a semiconductor device to produce the desired features. RIE processing involves introducing a process gas into a chamber to generate a plasma, which is used to create an etch gas. This etch gas etches the substrate and creates volatile etch byproduct compounds which are typically evacuated from the chamber.
- Essentially all RIE processes are carried out on patterned substrates comprising at least two materials. One is a material to be etched, and the other is a material that masks the material to be etched. In processes that rely predominantly on the physical mechanism of sputtering, the strongly directional nature of the incident energetic ions allows substrate material to be removed in an anisotropic manner (i.e., essentially vertical etch profiles are produced). Unfortunately, such material removal mechanisms are also non-selective against masking material and the varying materials underlying the layers being etched, such that, these materials may also be consumed during the patterning of the unmasked material. It is also inevitable in certain material combinations that the reaction products from the mask material, or the reaction products from the material to be etched, can interact with the plasma and impact the etch rate or profile. These various etching/masking material combinations on wafers interacting with the plasma are sources of profile and etch rate variations.
- For example, there are a number of prior art references which discuss the etching of structures containing gate stacks having silicon, doped silicon, polysilicon or doped polysilicon layers using a variety of etch chemistries. These structures can be RIE etched using either a hard mask or a photo resist mask material (i.e., a soft mask). However, where a hard mask is used alone to etch the various etching/masking material combinations, serious problems can occur due to undercutting of doped regions of the gate stacks. Thus, trends have leaned towards the use of photo resist soft mask materials, such as a hydrocarbon containing photo resist mask material, with or without the addition of a hard mask.
- It has been found that the hydrocarbon containing photo resist material often plays a roll in the etch chemistry. In particular, as the structure is etched, the RIE etch chemistry consumes the hydrocarbon containing photo resist mask material, in addition to the desired etching materials, such that hydrocarbon containing species desorb from the surface of the photo resist mask material and diffuse into the bulk RIE etch chemistry. These hydrocarbon containing species form passivation layers on sidewalls of the gate stack layers to prevent the lateral etching thereof during the RIE process.
- However, this process of relying on the photo resist material as an active part of the etch chemistry is undesirable as it is highly dependent upon the amount of hydrocarbons contained within the photo resist material. Further, as the pattern factors differ of the varying patterns etched into the photo resist material across the structure being etched, the local production of hydrocarbons may vary with proximity to masked areas. This results in varying amounts of hydrocarbons desorbing from the various masked structures across the structure, which can ultimately lead to the problem of microloading (i.e., having greater concentrations of hydrocarbons in certain areas of the structure as compared to other areas thereof). These microloading factors can deleteriously impact both etch rates and etch profiles to varying degrees across the structure being etched (known in the industry as through-pitch variation), as well as cause undesirable profile differences in the gate stacks, substantial part to part variation, and even alteration of the photo resist material itself. Through-pitch variations in etch profiles substantially degrades the transistor performance.
- Accordingly, a need continues to exist in the art for providing more uniform and more consistent reactive ion etching techniques when pattern factors change across the structure to be etched.
- Bearing in mind the problems and deficiencies of the prior art, it is therefore an object of the present invention to provide uniform and consistent reactive ion etching techniques when pattern factors change across the structure to be etched.
- It is another object of the present invention to provide improved reactive ion etching techniques that take into account the impact of local photo resist consumption on etch rates and/or etch profiles.
- A further object of the invention is to provide improved reactive ion etching techniques that compensate or accommodate for pattern factor differences across the structure to be etched.
- It is yet another object of the present invention to provide improved reactive ion etching techniques that avoid the problems associated with microloading including, but not limited to, deleteriously affects on both etch rates and etch profiles, through-pitch variation in critical dimension, substantial part to part variation, and substantial alteration of the photo resist material itself.
- Still other objects and advantages of the invention will in part be obvious and will in part be apparent from the specification.
- The above and other objects, which will be apparent to those skilled in art, are achieved in the present invention, which is directed to in a first aspect a method for etching gate stacks on a semiconductor wafer. The method includes providing a semiconductor wafer having a gate stack layer within a processing chamber and flowing an etchant into the processing chamber. An overload amount of a ballast gas is added within the processing chamber to form a substantially homogeneous etchant across the semiconductor wafer. In so doing, the homogeneous etchant has a higher concentration of the ballast gas as compared to the etchant. A gate stack is then etched into the gate stack layer by contacting the gate stack layer with the substantially homogeneous etchant. Simultaneously, a passivation layer is deposited over all exposed surfaces during the etching using the ballast gas within the substantially homogeneous etchant to provide substantially uniform etching results.
- In this aspect of the invention, the ballast gas may be a carbon containing gas having a chemical formula CxHy, wherein x is an integer ranging from 1 to 10, and y is an integer ranging from 2 to 22. Alternatively, the ballast gas may be a carbon containing gas having a chemical formula CxHyA, wherein x is an integer ranging from 1 to 10, y is an integer ranging from 0 to 21, and A represents at least one additional substituent selected from the group consisting of O, N, S, P, F, Cl, Br, I, or combinations thereof.
- In another aspect, the invention is directed to a method for etching gate stacks on a semiconductor wafer. The method includes providing a semiconductor wafer that has a patterned photo resist layer over a gate stack layer within a processing chamber, and flowing an etchant into such processing chamber. The etchant is contacted to the semiconductor wafer to generate a reaction by-product that is diffused throughout the etchant at varying concentrations across the semiconductor wafer. A ballast gas is then added within the processing chamber to equilibrate the varying concentrations of the reaction by-product and provide a substantially homogeneous etchant across the semiconductor wafer. A gate stack is etched in the ate stack layer using the patterned photo resist layer by contacting the gate stack layer with the substantially homogeneous etchant, while simultaneously depositing a passivation layer over all exposed surfaces during the etching to provide substantially uniform etching results.
- The gate stack layer may be either a dual gate stack layer or a uniformly pre-doped region. It may be composed of a material such as, silicon, doped silicon, polysilicon, doped polysilicon, germanium, silicon germanium, silicon germanium carbon, mixtures thereof, alloys thereof or multilayers thereof. Optionally, a hard mask layer may reside between the photo resist layer and the gate stack layer.
- The etchant may be a halogen-based plasma in the presence of an oxygen gas, a halogen-based plasma in the presence of a nitrogen gas, or mixtures thereof. In this aspect, the reaction by-product may be gaseous by-products desorbed from a surface of the photo resist layer, gaseous particles desorbed from a surface of the gate stack layer, or both. As such, the ballast gas and the reaction by-product may be identical gases or they may be equivalent to one another. This ballast gas may be either overloaded into the processing chamber, or it may be added to the processing chamber in an amount sufficient to compensate for varying patterns of the patterned photo resist layer residing across the semiconductor wafer, and the varying amounts of the reaction by-product desorbed from the varying patterned photo resist layer and diffused at varying concentrations throughout the etchant.
- Wherein the patterned photo resist layer is a patterned hydrocarbon containing resist layer, upon contact with the etchant, it is hydrocarbon containing species that are desorbed from the patterned hydrocarbon containing resist layer and diffused throughout the etchant at varying concentrations across the semiconductor wafer. As such, the ballast gas is a carbon containing ballast gas added to the processing chamber to equilibrate the varying concentrations of the hydrocarbon containing species throughout such etchant. The carbon containing ballast gas may have a chemical formula CxHy, wherein x is an integer ranging from 1 to 10, and y is an integer ranging from 2 to 22. Alternatively, the carbon containing ballast gas may have a chemical formula CxHyA, wherein x is an integer ranging from 1 to 10, y is an integer ranging from 0 to 21, and A represents at least one additional substituent selected from the group consisting of O, N, S, P, F, Cl, Br, I, or combinations thereof.
- In another aspect, the invention is directed to a chemical composition for etching gate stacks on a semiconductor wafer. The composition includes an etchant having desorbed hydrocarbon containing species diffused at varying concentrations throughout the etchant, and a carbon containing ballast gas added to the etchant. This carbon containing ballast gas is added to the etchant such that it equilibrates the varying concentrations of the hydrocarbon containing species throughout the etchant to provide a substantially homogeneous etchant. The ballast gas may have a chemical formula CxHy, or it may have a chemical formula CxHyA.
- The features of the invention believed to be novel and the elements characteristic of the invention are set forth with particularity in the appended claims. The figures are for illustration purposes only and are not drawn to scale. The invention itself, however, both as to organization and method of operation, may best be understood by reference to the detailed description which follows taken in conjunction with the accompanying drawings in which:
- FIGS. 1A-B are cross-sectional views of portions of semiconductor wafers each having hydrocarbon photo resist soft mask materials over, respectively, a dual gate stack layer having doped and non-doped regions (
FIG. 1A ), and a uniformly doped gate stack layer (FIG. 1B ). - FIGS. 2A-B are cross-sectional views, respectively, of FIGS. 1A-B showing the photo resist soft mask materials being patterned and etched.
- FIGS. 3A-B are cross-sectional views, respectively, of FIGS. 2A-B showing the patterns being continued into the dual gate stack and the uniformly doped gate stack whereby a ballast gas flow is added to the etch chemistry to form a passivation layer over all exposed surfaces.
- FIGS. 4A-B are cross-sectional views, respectively, of FIGS. 3A-B showing the resultant gate stack whereby the passivation layer covers only the gate stack layers and any remaining soft mask layers.
- FIGS. 5A-B are cross-sectional views, respectively, of FIGS. 4A-B showing the step of removing the passivation layer, softmask layer, and ARC layer.
- FIGS. 6A-B are cross-sectional views of portions of semiconductor wafers each having hydrocarbon photo resist soft mask materials in combination with hard mask materials over, respectively, a dual gate stack layer having doped and non-doped regions (
FIG. 6A ), and a uniformly doped gate stack layer (FIG. 6B ). - FIGS. 7A-B are cross-sectional views, respectively, of FIGS. 6A-B showing the photo resist soft mask materials and the hard mask materials being patterned and etched.
- FIGS. 8A-B are cross-sectional views, respectively, of FIGS. 7A-B showing the patterns being continued into the dual gate stack and the uniformly doped gate stack whereby a ballast gas flow is added to the etch chemistry to form a passivation layer over all exposed surfaces.
- FIGS. 9A-B are cross-sectional views, respectively, of FIGS. 8A-B showing the resultant gate stack whereby the passivation layer covers only the gate stack layers and any remaining soft mask and hard mask layering.
- FIGS. 10A-B are cross-sectional views, respectively, of FIGS. 9A-B showing the step of removing the passivation layer, photo resist soft mask materials and the hard mask materials.
- FIGS. 11A-B are cross-sectional views of portions of semiconductor wafers each having hard mask materials over, respectively, a dual gate stack layer having doped and non-doped regions (
FIG. 11A ) and a uniformly doped gate stack layer (FIG. 11B ), whereby a passivation layer has been formed over all exposed surfaces in accordance with the invention during the formation of the gate stack layers. - FIGS. 12A-B are cross-sectional views, respectively, of FIGS. 11A-B showing the resultant gate stack whereby the passivation layer covers only the gate stack layers and any remaining hard mask layering.
- In describing the preferred embodiment of the present invention, reference will be made herein to
FIGS. 1A-12B of the drawings in which like numerals refer to like features of the invention. - The present invention relates to methods for providing more uniform and more consistent Reactive Ion Etching (RIE) when pattern factors change, and in particular, when etching doped gate stacks, for example, in complementary metal oxide semiconductor (CMOS) devices and metal oxide semiconductor field effect transistors (MOSFETs).
- Referring to FIGS. 1A-B, multilayer semiconductor wafers are shown whereby a
gate dielectric layer 110 is formed on asubstrate 100. Aconductive layer 120 is formed over thegate dielectric layer 110. Thisconductive layer 120 may include any known conductive materials used in the art including, but not limited to, at least one conductive material selected from Si, polySi, Ge, SiGe, SiGeC, mixtures thereof, alloys thereof and multilayers of the same having any stoicheometric ratio. A preferred material forconductive layer 120 is polysilicon. Theconductive layer 120 may be a dual gate stack layer of essentially non-doped 121 and pre-doped 122 regions (FIG. 1A ), or alternatively it may be a generally uniformly pre-doped region 123 (FIG. 1B ). These layers of thedual gate stack 121/122 or singlepre-doped stack 123 may be doped with any known p+ type or n+ type dopants including, but not limited to, p+ type dopants such as B, Al, Ga, In and Tl, or n+ type dopants such as P, N, As, Sb and Bi. - In a first aspect of the invention, a layer of anti-reflective coating (ARC) 150 may be deposited directly over the
conductive layer 120. The ARC layer may comprise any organic-based material known suitable for ARC.ARC 150 can be deposited, for example, by CVD, plasma-assisted CVD, evaporation, chemical solution deposition, and other like deposition processes. The physical thickness of the ARC may vary, and can be, for example, from about 20 nm to about 150 nm. - A layer of softmask photo resist
material 160 is then deposited directly over theARC layer 150. The softmask photo resistmaterial 160 may include any conventional organic-based photo resist material, such as a hydrocarbon containing material. The photo resistmaterial 160 may be deposited, for example, by CVD, plasma-assisted CVD, evaporation, chemical solution deposition, and other like deposition processes. The physical thickness of the photo resist material may vary, such as, for example ranging from about 40 nm to about 600 nm. - Optionally, referring to FIGS. 5A-B, the multilayer semiconductor wafers may further include a hard mask layer. In this aspect of the invention, once the
conductive layer 120 is formed, abarrier layer 130, such as a nitride layer, is formed directly over theconductive layer 120 followed by ahard mask layer 140. The hard mask material may include any conventional material suitable for use as a hard mask, such as an oxide layer. TheARC layer 150 followed by the softmask photo resistlayer 160 are then deposited over thehard mask layer 140. - In another embodiment, referring to
FIGS. 11A-12B , the multilayer semiconductor wafers may include only abarrier layer 130 followed by ahard mask layer 140 formed over theconductive layer 120. Again, the hard mask material may include any conventional material suitable for use as a hard mask, such as an oxide layer. - Referring to FIGS. 2A-B, once the multilayer semiconductor wafer stacks are provided with only a softmask photo resist, the softmask photo resist
layer 160 andARC layer 150 may be patterned and etched using any methods known in the art, such as, for example, conventional lithography. Similarly, wherein the multilayer semiconductor wafer stacks are provided with a softmask photo resist in addition to a hard mask, these layers may also be patterned and etched using known methods. In so doing, as is shown in FIGS. 7A-B, the softmask photo resist/ARC layers 160/150 are patterned, and then this pattern is transferred into the hard mask/barrier layers 140/130. Referring toFIGS. 11A-11B , the patterned layers may alternatively only include patterned hard mask/barrier layers 140/130 over theconductive layer 120. - For instance, the softmask photo resist
layer 160 andARC layer 150 may be patterned and etched using etchants including, but not limited to, N2, Br, Cl, or an O2 based plasma with some inert gases, such as, He or Ar. The processing conditions may including pressures ranging from about 5 mTorr to about 75 mTorr, an rf source power of about 100 Watts to about 800 Watts, an rf bias power of about 5 Watts to about 100 Watts, all performed within a capacitive coupled or an inductive coupled plasma chamber. The hard mask layers 130/140 may be patterned and etched using etchants including, but not limited to, fluorocarbon containing gases, such CF4, CHF3, CH2F2, CH3F, C2F4, etc., gaseous mixtures of oxygen or hydrogen, such as, CO or CO2, with some inert gases, such as, He or Ar. The processing conditions may including pressures ranging from about 15 mTorr to about 200 mTorr, an rf source power of about 100 Watts to about 500 Watts, an rf bias power of about 50 Watts to about 250 Watts, all performed within a capacitive coupled or an inductive coupled plasma chamber. - In accordance with the invention, the patterns of FIGS. 2A-B and 7A-B are transferred into the underlying
conductive layers 120 to form gate stacks. In so doing, wherein the structure being processed includes soft mask materials, an essential feature of the invention is that the softmask photo resistlayers 160 remain over theconductive layers 120 during such etching process. An RIE etchant is provided within the processing chamber, in which the multilayer semiconductor wafer is being processed. This etchant composition may include, but is not limited to, at least one of any halogen-based plasmas (i.e. an F, Cl, Br, or I based plasma) or mixtures thereof, in the presence of a gas, such as O2 or N2, or even mixtures thereof. - As the RIE etch chemistry is provided within the processing chamber, it consumes softmask photo resist
layer materials 160, in addition to theconductive layers 120. This causes particles of the softmask photo resist layer materials to be diffused into the RIE etch chemistry within the processing chamber. For instance, in the preferred embodiment wherein the softmask photo resistlayer 160 is a hydrocarbon containing material, hydrocarbon containing species desorb from the surface of the photo resist and diffuse into the bulk RIE etch chemistry. These hydrocarbon containing species are then deposited onto the exposed gate stack sidewalls of theconductive layer 120, as well as exposed horizontal surfaces during the etching process, to form the passivation layers 170 over all such exposed surfaces. Thepassivation layer 170 formed on the gate stack sidewalls prevents the lateral etching of suchconductive layer 120, as well as directs the etchant towards the exposed top surfaces of theconductive layers 120 for etching thereof, to result in straighter gate stacks. - Yet, as pattern factors of the varying patterns etched into the photo resist material change across the wafer, varying concentrations of hydrocarbons will exist within these differing patterns of soft mask photo resist material residing across the wafer. These varying hydrocarbon concentrations will ultimately lead to varying amounts of hydrocarbons desorbing from the patterned soft mask photo resist materials and being introduced into the gas etchant across the wafer, which ultimately leads to microloading and the problems associated therewith. Also, these varying concentrations of hydrocarbon containing species will form differing passivation layers across the wafer, some of which may be inadequate for fully protecting the lateral sidewalls of the conductive layer during the etch process. For instance, wherein a passivation layer is not formed on the gate stack sidewalls, or does not completely cover such gate stack sidewalls, exposed portions of the gate stack sidewalls may be undesirably undercut during the etch process. These problems can further deleteriously affect etch rates and profiles, as well as cause substantial profile to profile variation, substantial part to part variation, and substantial alteration of the photo resist material itself.
- Further adding to the above problems is the complexity of etching these varying soft mask photo resist
layer materials 160 andconductive layer materials 120 residing on the wafer. For instance, wherein the conductive layer is a dual pre-doped gate stack containing both n+ type and p+ type dopants on the same wafer (e.g. layers 121/122), fabrication challenges may be present that would otherwise not be present on a wafer with a single type doped conductive layer (e.g. layer 123). Chlorine and bromine based plasmas have conventionally been used to etch polysilicon gate stacks due to their selectivity of etching polysilicon over other gate materials, such as silicon oxide. However, when such plasmas are used to etch dual pre-doped stacks, the n+ doped regions etch much faster in both vertical and lateral directions than the p+ doped regions, which results in undesirable profile differences between such n+ and p+ doped poly-Si gate stacks. - The present invention overcomes the above problems associated with RIE etching when pattern factors of the varying patterns etched into the photo resist material change across the wafer by advantageously accommodating for or compensating for these varying pattern factor differences across the wafer. This is accomplished by introducing a ballast gas flow into the processing chamber for maintaining a substantially uniform concentration of hydrocarbon containing species within the RIE etch chemistry across the entire wafer to ensure the formation of passivation layers 170 on both lateral sidewalls of the gate stack and the exposed bottom surfaces of the conductive layer during etching thereof.
- Referring to FIGS. 3A-B and 8A-B, in accordance with the invention, wherein the structure being processed contains soft mask materials, the ballast gas flow is either overloaded within the processing chamber or provided in an amount sufficient to compensate for the pattern factor changes across the wafer being processed (i.e., the resist composition related differences in the contributed flow). However, referring to
FIG. 11A-11B , wherein the structure being processed contains only hard mask materials, the ballast gas flow is overloaded within the processing chamber. - The ballast gas flow may be a gas the same as, similar to or the equivalent of a reaction product generated within the processing chamber. That is, the ballast gas flow and the reaction product may both have the same chemical and physical properties and characteristics for forming passivation layers 170. The ballast gas flow is selected to passivate the masking material and the doped silicon sidewalls and exposed bottom surfaces, and as such, may be dissimiliar to the materials evolved from the masking material. In accordance with the invention, this reaction product may be a by-product generated by reaction of the RIE etch chemistry with the soft mask photo resist material, reaction of the RIE etch chemistry with the etched underlying conductive material, or even both. In a preferred embodiment, wherein the structure contains soft mask materials, the reaction product is preferably a by-product desorbed from the soft mask photo resist
material 160 as a result of reaction between the soft mask photo resist material and the etch chemistry used to etchconductive layer 120. - Wherein the structure being processed contains soft mask materials, this soft mask photo resist
material 160 generally has a high fractional composition of unsaturated aromatic hydrocarbon compounds. As the RIE etch proceeds, these unsaturated aromatic hydrocarbon compounds decompose and are released into the RIE chemistry within the processing chamber. Thus, the ballast gas flow preferably comprises at least one carbon containing gas. In one embodiment, the ballast gas flow is a hydrocarbon containing gas having the chemical formula CxHy, wherein x is an integer ranging from 1 to 10, and y is an integer ranging from 2 to 22. Alternatively, it may be a hydrocarbon containing gas having the chemical formula CxHyA, wherein x is an integer ranging from 1 to 10, y is an integer ranging from 0 to 21, more preferably from 2 to 21, and A represents at least one additional substituent including O, N, S, P, F, Cl, Br, I, or even combinations thereof. Wherein the structure being processed contains only hard mask materials, the ballast gas flow preferably comprises at least one carbon containing gas overloaded within the processing chamber, and more preferably is a hydrocarbon containing gas having the chemical formula CxHy, wherein x is an integer ranging from 1 to 10, and y is an integer ranging from 2 to 22. - For example, the ballast gas flow may be an unsaturated ethylene or acetylene gas added to the etch chemistry within the processing chamber to “simulate” the soft mask photo resist material decomposition. However, it will be appreciated by one skilled in the art that numerous other soft mask photo resist material to gate stack layer combinations are possible. In the preferred embodiment, wherein the soft mask photo resist is a hydrocarbon material, this ballast gas flow is added to the etch chemistry to make the environment surrounding the wafer to be more uniform and homogeneous with hydrocarbon species for etching underlying conductive material (preferably, polysilicon). This uniform etch chemistry across the entire wafer being processed significantly reduces any potential for microloading factors, as well as provides more uniform etch results and improvements in through-pitch performance.
- Again, the ballast gas flow may either be overloaded within the processing chamber or added in an amount sufficient to compensate for pattern factor changes. Wherein the ballast gas flow is overloaded within the processing chamber, it is added to the etch chemistry in an amount whereby the ballast gas flow is the dominating constituent within the etchant. In so doing, the ballast gas flow may be provided into the processing chamber in amounts ranging from about 5 sccm to about 100 sccm, preferably from about 5 sccm to about 20 sccm, such that the amount of desorbed hydrocarbon contribution from resist consumption is only a small fraction of the total hydrocarbon flow within the etch chemistry. The temperature may range from about 25° C. to about 85° C., preferably from about 30° C. to about 75° C.
- In this aspect of the invention, it is not necessary to take into account the actual pattern factor changes (i.e., micropatterning density differences) on the wafer since the processing chamber is overloaded or dominated with this ballast gas flow. This overloading of ballast gas flow allows for the formation of
passivation layers 170 at least on the vertical sidewalls of the gate stack to prevent such layers from being damaged during etching, as well as enabling the formation of straighter gate stacks. As the etch proceeds, athin passivation layer 170 is also formed on the horizontal exposed surfaces ofconductive layer 120, as is shown in FIGS. 3A-B, 8-AB, 11A-B. In so doing, during the process of etching theconductive layer 120 to form the gate stack, the incident ion flux from the plasma acts to physically remove the thin passivation layer on surfaces incident to such plasma. In particular, the incident ion flux physically removes the thin passivation layer from the exposed horizontal surface on theconductive layer 120. During this process, the degree of sputtering decreases dramatically with the incident angle to preserve the deposited passivation layer on the silicon sidewalls. As is shown in FIGS. 4A-B, 9A-B and 12A-B, upon completion of this etching step, thepassivation layer 170 remains and covers only any remaining soft mask and/or hard mask materials, as well as the resultant gate stack layers. - Alternatively, wherein the structure contains soft mask materials, the ballast gas flow may be provided within the processing chamber in an amount sufficient to compensate for pattern factor changes across the wafer being processed to form the passivation layers 170 shown in FIGS. 3A-B and 8-AB during the etch step, and the resultant structures shown in FIGS. 4A-B and 9A-B upon etch completion.
- In this aspect of the invention, lesser amounts of hydrocarbons are typically added to the etch chemistry, as compared to the above aspect of overloading the etch chemistry. However, this total added amount is dependent upon the soft mask photo resist patterning differences across the wafer. That is, the added amount is designed to compensate for these soft mask photo resist pattern differences, which cause varying amounts of hydrocarbons to be added to the etch chemistry across the wafer. For instance, a lesser amount of compensating gaseous hydrocarbons may be added to the etch chemistry when there is a large surface area of exposed soft mask photo resist material for interacting with the etch chemistry, which allows for increased concentrations of desorbed hydrocarbon containing species to mix with the etch chemistry. Conversely, a large amount of compensating gaseous hydrocarbon may be required to be added to the etch chemistry when there is a small amount of exposed surface area of soft mask photo resist materials for interacting with the etch chemistry.
- In a preferred embodiment of compensating for the pattern factor differences, the percentage of soft mask photo resist pattern differences across the wafer is first determined. This may be accomplished by calculating the pattern differences across the wafer based on the actual patterned soft mask photo resist material, or based on a desired pattern to be etched within such soft mask. Using this percentage of pattern factor differences, the required amount of ballast gas flow is calculated that will compensate for such pattern factor differences. The above calculations may preferably be performed by an automated factory system. However, wherein the structure being processed contains only hard mask materials, the system is overloaded with the ballast gas flow since there is no need to determine the actual pattern factor loading. In this aspect, the gas phase deposition of passivant will have an inverse pattern factor dependence, whereby diffusivity will reduce passivant deposition in nested areas relative to open pitch structures. This will tend to compensate for the inherent microloading of resist-generated passivant materials.
- For instance, in a soft mask containing structure, where it has been determined that a 10% pattern factor difference exists across the soft mask photo resist
layer 160 that is consumed by the etch chemistry at a rate of about 200 nm to about 240 nm in a 3 minute etch period, this would generate on the order of about 5 sccm of a single carbon containing species from a 300 mm wafer within the etch chemistry. Thus, the addition of about 5 sccm of a single carbon containing species to the etch chemistry would lower the resist and pattern factor sensitivity of the process so that photo resist dependent etch effects will be minimized. However, wherein a 20% pattern factor difference exists, on the order of about 10 sccm of a single carbon containing species would be required, while on the order of about 5 sccm of a double carbon containing species like C2H4 would be required to provide substantial ballast and thereby lower the resist and pattern factor sensitivity of the process to minimize the effect of the soft mask photo resist dependent etch. - Further, wherein it has been determined that etch by-products generated from the reaction between the etch chemistry and the conductive material negatively impact the etching of such conductive material, the pattern factor differences of conductive material across the wafer may also be used to alter the etch chemistry in accordance with the invention, as discussed in detail above. These pattern factor differences of the conductive material comprise the varying amounts of conductive layers exposed between the gate stacks being formed. For instance, if etch by-products generated from the etch chemistry contacting a doped polysilicon layer negatively impact the etching of such doped polysilicon layer, then the pattern factor differences of such doped polysilicon layer may be compensated for by adding reaction products including, but not limited to, SiBr4, SiHBr3, SiH2Br2 or other like halogen containing silicon compounds. The present invention may also be used to compensate for pattern factor differences of the metal gate by providing gaseous reaction products of such metal RIE process as a gaseous input to the RIE reaction. It should be appreciated that various other pattern factor differences existing across the wafer being processed may be compensated for in accordance with the invention in order to provide significantly improved RIE processing that generate more uniform and consistent results.
- Referring to FIGS. 5A-B and 10A-B, once the ballast gas flow has been added to the etch chemistry, the passivation layers 170 formed to protect the lateral sidewalls of the etched structure and the resultant gate stacks have been formed within the
conductive layer 120, any remainingpassivation layer 170 is then removed. In so doing, remainingpassivation layer 170,softmask layer 160, andARC layer 150 are removed such that the resultant gate stack is provided with substantially straight sidewalls, as is shown inFIG. 5A -B. Alternatively, any remainingpassivation layer 170,softmask layer 160,ARC layer 150,hard mask layer 140 andbarrier layer 130 may be removed to provide the gate stack of FIGS. 10A-B having substantially straight sidewalls. Similarly, the remainingpassivation layer 170,hard mask layer 140 andbarrier layer 130 ofFIG. 12B may be removed to provide a gate stack having substantially straight sidewalls. - Accordingly, the present invention advantageously provides more uniform and consistent reactive ion etching techniques when pattern factors change across the structure being etched. By processing a semiconductor wafer in accordance with the invention, the ballast gas flows make variations in the amount of resist erosion insignificant, as well as may compensate for variations in the patterned soft mask photo resist. This is accomplished by taking into account the impact of photo resist consumption on etch rates and/or etch profiles. A much higher product wafer yield is realized in accordance with the method steps and process flow of the present invention.
- While the present invention has been particularly described, in conjunction with a specific preferred embodiment, it is evident that many alternatives, modifications and variations will be apparent to those skilled in the art in light of the foregoing description. It is therefore contemplated that the appended claims will embrace any such alternatives, modifications and variations as falling within the true scope and spirit of the present invention.
- Thus, having described the invention, what is claimed is:
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/905,938 US20060166416A1 (en) | 2005-01-27 | 2005-01-27 | Addition of ballast hydrocarbon gas to doped polysilicon etch masked by resist |
US12/170,634 US8198103B2 (en) | 2005-01-27 | 2008-07-10 | Addition of ballast hydrocarbon gas to doped polysilicon etch masked by resist |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/905,938 US20060166416A1 (en) | 2005-01-27 | 2005-01-27 | Addition of ballast hydrocarbon gas to doped polysilicon etch masked by resist |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/170,634 Continuation US8198103B2 (en) | 2005-01-27 | 2008-07-10 | Addition of ballast hydrocarbon gas to doped polysilicon etch masked by resist |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060166416A1 true US20060166416A1 (en) | 2006-07-27 |
Family
ID=36697365
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/905,938 Abandoned US20060166416A1 (en) | 2005-01-27 | 2005-01-27 | Addition of ballast hydrocarbon gas to doped polysilicon etch masked by resist |
US12/170,634 Expired - Fee Related US8198103B2 (en) | 2005-01-27 | 2008-07-10 | Addition of ballast hydrocarbon gas to doped polysilicon etch masked by resist |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/170,634 Expired - Fee Related US8198103B2 (en) | 2005-01-27 | 2008-07-10 | Addition of ballast hydrocarbon gas to doped polysilicon etch masked by resist |
Country Status (1)
Country | Link |
---|---|
US (2) | US20060166416A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060292886A1 (en) * | 2005-06-28 | 2006-12-28 | Hynix Semiconductor Inc. | Method for fabricating semiconductor device |
US20070111530A1 (en) * | 2001-08-31 | 2007-05-17 | Tokyo Electron Limited | Method for etching an object to be processed |
US20070114205A1 (en) * | 2005-11-02 | 2007-05-24 | Jusung Engineering Co., Ltd. | Method of forming etching mask |
US20130161693A1 (en) * | 2011-12-23 | 2013-06-27 | International Business Machines Corporation | Thin hetereostructure channel device |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10460994B2 (en) * | 2017-11-30 | 2019-10-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Residue-free metal gate cutting for fin-like field effect transistor |
Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5110408A (en) * | 1989-08-28 | 1992-05-05 | Hitachi, Ltd. | Process for etching |
US5194118A (en) * | 1990-12-28 | 1993-03-16 | Sony Corporation | Dry etching method |
US5298112A (en) * | 1987-08-28 | 1994-03-29 | Kabushiki Kaisha Toshiba | Method for removing composite attached to material by dry etching |
US5480051A (en) * | 1993-05-27 | 1996-01-02 | Siemens Aktiengesellschaft | Method for the anisotropic etching of an aluminiferous layer |
US5550065A (en) * | 1994-11-25 | 1996-08-27 | Motorola | Method of fabricating self-aligned FET structure having a high temperature stable T-shaped Schottky gate contact |
US6235214B1 (en) * | 1998-12-03 | 2001-05-22 | Applied Materials, Inc. | Plasma etching of silicon using fluorinated gas mixtures |
US6300251B1 (en) * | 2000-02-10 | 2001-10-09 | Chartered Semiconductor Manufacturing Ltd. | Repeatable end point method for anisotropic etch of inorganic buried anti-reflective coating layer over silicon |
US6315913B1 (en) * | 1997-09-03 | 2001-11-13 | Infineon Technologies Ag | Structuring method |
US6361705B1 (en) * | 1997-09-19 | 2002-03-26 | Applied Materials, Inc. | Plasma process for selectively etching oxide using fluoropropane or fluoropropylene |
US6451705B1 (en) * | 2000-08-31 | 2002-09-17 | Micron Technology, Inc. | Self-aligned PECVD etch mask |
US6492068B1 (en) * | 1999-01-12 | 2002-12-10 | Kawasaki Steel Corporation | Etching method for production of semiconductor devices |
US6529410B1 (en) * | 2000-09-20 | 2003-03-04 | Advanced Micro Devices, Inc. | NAND array structure and method with buried layer |
US6527968B1 (en) * | 2000-03-27 | 2003-03-04 | Applied Materials Inc. | Two-stage self-cleaning silicon etch process |
US6570182B2 (en) * | 1996-11-21 | 2003-05-27 | Samsung Electronics Co., Ltd. | Composition for a wiring, a wiring using the composition, manufacturing method thereof, a display using the wiring and a manufacturing method thereof |
US6583065B1 (en) * | 1999-08-03 | 2003-06-24 | Applied Materials Inc. | Sidewall polymer forming gas additives for etching processes |
US20040074869A1 (en) * | 2002-10-18 | 2004-04-22 | Applied Materials, Inc. | Fluorine free integrated process for etching aluminum including chamber dry clean |
US7186661B2 (en) * | 2003-03-03 | 2007-03-06 | Lam Research Corporation | Method to improve profile control and N/P loading in dual doped gate applications |
US20070202706A1 (en) * | 2004-08-27 | 2007-08-30 | David Mui | Method and apparatus for etching material layers with high uniformity of a lateral etch rate across a substrate |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1498336A (en) | 1975-04-16 | 1978-01-18 | Ricciardi R | Flexibly mounted container system |
JPH10135188A (en) | 1996-10-29 | 1998-05-22 | Sumitomo Metal Ind Ltd | Plasma treatment method and plasma treatment apparatus |
JP3164789B2 (en) | 1997-12-19 | 2001-05-08 | アプライド マテリアルズ インコーポレイテッド | Dry etching method for refractory metal film |
-
2005
- 2005-01-27 US US10/905,938 patent/US20060166416A1/en not_active Abandoned
-
2008
- 2008-07-10 US US12/170,634 patent/US8198103B2/en not_active Expired - Fee Related
Patent Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5298112A (en) * | 1987-08-28 | 1994-03-29 | Kabushiki Kaisha Toshiba | Method for removing composite attached to material by dry etching |
US5110408A (en) * | 1989-08-28 | 1992-05-05 | Hitachi, Ltd. | Process for etching |
US5194118A (en) * | 1990-12-28 | 1993-03-16 | Sony Corporation | Dry etching method |
US5480051A (en) * | 1993-05-27 | 1996-01-02 | Siemens Aktiengesellschaft | Method for the anisotropic etching of an aluminiferous layer |
US5550065A (en) * | 1994-11-25 | 1996-08-27 | Motorola | Method of fabricating self-aligned FET structure having a high temperature stable T-shaped Schottky gate contact |
US6570182B2 (en) * | 1996-11-21 | 2003-05-27 | Samsung Electronics Co., Ltd. | Composition for a wiring, a wiring using the composition, manufacturing method thereof, a display using the wiring and a manufacturing method thereof |
US6315913B1 (en) * | 1997-09-03 | 2001-11-13 | Infineon Technologies Ag | Structuring method |
US6361705B1 (en) * | 1997-09-19 | 2002-03-26 | Applied Materials, Inc. | Plasma process for selectively etching oxide using fluoropropane or fluoropropylene |
US6235214B1 (en) * | 1998-12-03 | 2001-05-22 | Applied Materials, Inc. | Plasma etching of silicon using fluorinated gas mixtures |
US6492068B1 (en) * | 1999-01-12 | 2002-12-10 | Kawasaki Steel Corporation | Etching method for production of semiconductor devices |
US6583065B1 (en) * | 1999-08-03 | 2003-06-24 | Applied Materials Inc. | Sidewall polymer forming gas additives for etching processes |
US6300251B1 (en) * | 2000-02-10 | 2001-10-09 | Chartered Semiconductor Manufacturing Ltd. | Repeatable end point method for anisotropic etch of inorganic buried anti-reflective coating layer over silicon |
US6527968B1 (en) * | 2000-03-27 | 2003-03-04 | Applied Materials Inc. | Two-stage self-cleaning silicon etch process |
US6451705B1 (en) * | 2000-08-31 | 2002-09-17 | Micron Technology, Inc. | Self-aligned PECVD etch mask |
US6630410B2 (en) * | 2000-08-31 | 2003-10-07 | Micron Technology, Inc. | Self-aligned PECVD etch mask |
US6529410B1 (en) * | 2000-09-20 | 2003-03-04 | Advanced Micro Devices, Inc. | NAND array structure and method with buried layer |
US20040074869A1 (en) * | 2002-10-18 | 2004-04-22 | Applied Materials, Inc. | Fluorine free integrated process for etching aluminum including chamber dry clean |
US7186661B2 (en) * | 2003-03-03 | 2007-03-06 | Lam Research Corporation | Method to improve profile control and N/P loading in dual doped gate applications |
US20070202706A1 (en) * | 2004-08-27 | 2007-08-30 | David Mui | Method and apparatus for etching material layers with high uniformity of a lateral etch rate across a substrate |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070111530A1 (en) * | 2001-08-31 | 2007-05-17 | Tokyo Electron Limited | Method for etching an object to be processed |
US7507673B2 (en) * | 2001-08-31 | 2009-03-24 | Tokyo Electron Limited | Method for etching an object to be processed |
US20060292886A1 (en) * | 2005-06-28 | 2006-12-28 | Hynix Semiconductor Inc. | Method for fabricating semiconductor device |
US7670957B2 (en) * | 2005-06-28 | 2010-03-02 | Hynix Semiconductor Inc. | Method for fabricating semiconductor device |
US20070114205A1 (en) * | 2005-11-02 | 2007-05-24 | Jusung Engineering Co., Ltd. | Method of forming etching mask |
US7465672B2 (en) * | 2005-11-02 | 2008-12-16 | Jusung Engineering Co., Ltd. | Method of forming etching mask |
US20130161693A1 (en) * | 2011-12-23 | 2013-06-27 | International Business Machines Corporation | Thin hetereostructure channel device |
US9087687B2 (en) * | 2011-12-23 | 2015-07-21 | International Business Machines Corporation | Thin heterostructure channel device |
US9093260B2 (en) | 2011-12-23 | 2015-07-28 | International Business Machines Corporation | Thin hetereostructure channel device |
Also Published As
Publication number | Publication date |
---|---|
US20080286972A1 (en) | 2008-11-20 |
US8198103B2 (en) | 2012-06-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10256109B2 (en) | Nitrogen-containing compounds for etching semiconductor structures | |
KR102480249B1 (en) | Method of etching semiconductor structures with etch gases | |
KR102153246B1 (en) | Method and etching gas for etching silicon-containing films | |
JP4579611B2 (en) | Dry etching method | |
US7718081B2 (en) | Techniques for the use of amorphous carbon (APF) for various etch and litho integration schemes | |
US6919274B2 (en) | LSI device etching method and apparatus thereof | |
KR20080046608A (en) | Method for multi-layer resist plasma etch | |
KR20070060963A (en) | Plasma etching method | |
US8198103B2 (en) | Addition of ballast hydrocarbon gas to doped polysilicon etch masked by resist | |
US6955964B2 (en) | Formation of a double gate structure | |
KR20200102952A (en) | Plasma etch processes | |
TWI404140B (en) | Dry etching method | |
TW202006820A (en) | Plasma etching method using gas molecule containing sulfur atom | |
JPH0794469A (en) | Dry etching method | |
US8753930B2 (en) | Method of manufacturing semiconductor device including ashing of photoresist with deuterium or tritium gas | |
JP6839331B2 (en) | Dry etching method using a dry etching gas composition containing a sulfur-containing fluorocarbon compound | |
JP3581770B2 (en) | Method of forming sidewall | |
Kim et al. | Selective etching of SiO2 over Si3N4 in a C5F8/O2/Ar plasma | |
Kang et al. | Fluorine incorporation effects in Cl2 plasma etching of silicon: Quadrupole mass spectrometer analysis | |
US20050112862A1 (en) | Crystallographic Modification of Hard mask Properties | |
US20060084276A1 (en) | Methods for surface treatment and structure formed therefrom | |
JPH05166767A (en) | Dry etching | |
JPH04323823A (en) | Dry etching | |
JPH04297029A (en) | Dry etching | |
JPH11214357A (en) | Dry etching gas composition and dry etching method using the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DALTON, TIMOTHY J.;NATZLE, WESLEY C.;PASTEL, PAUL W.;AND OTHERS;REEL/FRAME:015613/0231;SIGNING DATES FROM 20050118 TO 20050125 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |
|
AS | Assignment |
Owner name: ALSEPHINA INNOVATIONS INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049709/0871 Effective date: 20181126 |