US20050255689A1 - Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers - Google Patents

Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers Download PDF

Info

Publication number
US20050255689A1
US20050255689A1 US11175869 US17586905A US2005255689A1 US 20050255689 A1 US20050255689 A1 US 20050255689A1 US 11175869 US11175869 US 11175869 US 17586905 A US17586905 A US 17586905A US 2005255689 A1 US2005255689 A1 US 2005255689A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
silicate glass
teos
oxygen
semiconductor wafer
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11175869
Inventor
Ravi Iyer
Original Assignee
Ravi Iyer
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • CCHEMISTRY; METALLURGY
    • C03GLASS; MINERAL OR SLAG WOOL
    • C03CCHEMICAL COMPOSITION OF GLASSES, GLAZES, OR VITREOUS ENAMELS; SURFACE TREATMENT OF GLASS; SURFACE TREATMENT OF FIBRES OR FILAMENTS MADE FROM GLASS, MINERALS OR SLAGS; JOINING GLASS TO GLASS OR OTHER MATERIALS
    • C03C17/00Surface treatment of glass, not in the form of fibres or filaments, by coating
    • C03C17/02Surface treatment of glass, not in the form of fibres or filaments, by coating with glass
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/02Pretreatment of the material to be coated
    • C23C16/0227Pretreatment of the material to be coated by cleaning or etching
    • C23C16/0245Pretreatment of the material to be coated by cleaning or etching by etching with a plasma
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/02Pretreatment of the material to be coated
    • C23C16/0272Deposition of sub-layers, e.g. to promote the adhesion of the main coating
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/30Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
    • C23C16/40Oxides
    • C23C16/401Oxides containing silicon
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/56After-treatment
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02126Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/022Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/02274Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02296Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02299Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
    • H01L21/02304Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment formation of intermediate layers, e.g. buffer layers, layers to improve adhesion, lattice match or diffusion barriers
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02296Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02337Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
    • H01L21/0234Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers
    • H01L21/314Inorganic layers
    • H01L21/316Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/31604Deposition from a gas or vapour
    • H01L21/31608Deposition of SiO2
    • H01L21/31612Deposition of SiO2 on a silicon body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76822Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
    • H01L21/76826Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. by contacting the layer with gases, liquids or plasmas
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76834Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76837Filling up the space between adjacent conductive structures; Gap-filling properties of dielectrics

Abstract

A method for depositing highly conformal silicate glass layers via chemical vapor deposition through the reaction of TEOS and O3 is provided, comprising placing an in-process semiconductor wafer having multiple surface constituents in a plasma-enhanced chemical vapor deposition chamber.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is a divisional of application Ser. No. 10/928,505, filed Aug. 26, 2004, pending, which is a continuation of application Ser. No. 10/371,674, filed Feb. 21, 2003, now U.S. Pat. No. 6,784,122, issued Aug. 31, 2004, which is a continuation of application Ser. No. 08/841,908, filed Apr. 17, 1997, now U.S. Pat. No. 6,551,665, issued Apr. 22, 2003.
  • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • This invention relates to processes for depositing compounds by means of chemical vapor deposition and, more particularly, to processes for depositing silicon dioxide layers using ozone and tetraethylorthosilane as precursor compounds.
  • 2. State of the Art
  • Doped and undoped silicon dioxides, which are commonly referred to as silicate glasses, are widely used as dielectrics in integrated circuits. Although silicon dioxide possesses a tetrahedral matrix, which will impart a crystalline structure to the material under proper heating and cooling conditions; the silicon dioxides used as dielectrics in integrated circuits are typically amorphous materials. This application uses the term “silicate glass” to refer to silicon dioxides deposited via chemical vapor deposition (CVD), as the term encompasses materials containing not just silicon dioxide, but dopants and other impurities as well.
  • Chemical vapor deposition of silicate glasses has become of paramount importance in the manufacture of contemporary integrated circuits. For example, silicate glass doped with both boron and phosphorous is widely used as an interlevel dielectric and as a getter material for mobile sodium ions.
  • Chemical vapor deposition (CVD) of silicate glasses by the semiconductor industry is most commonly accomplished by reacting tetraethylorthosilane (TEOS), silane or disilane with an oxidizer. Silane is typically reacted with diatomic oxygen (O2) or nitrous oxide (N2O) at a temperature of about 400° C. TEOS, on the other hand, is generally reacted with either O2 or ozone (O3). If a low reaction temperature is desirable, the use of ozone permits a reduction in the reaction temperature to about half that required for O2. For the sake of brevity, glass layers deposited from the reaction of O3 and TEOS shall be termed “ozone-TEOS glasses.” The reaction temperature may also be reduced for the TEOS-O2 reaction by striking a plasma in the deposition chamber. Glasses deposited via this plasma-enhanced chemical vapor deposition (PECVD) method shall be referred to hereinafter as PECVD-TEOS silicate glasses. The plasma generates highly reactive oxygen radicals which can react with the TEOS molecules and provide rapid deposition rates at much reduced temperatures.
  • Silane is used for the deposition of silicate glasses when substrate topography is minimal, as the deposited layers are characterized by poor conformality and poor step coverage. Silicate glasses deposited from the reaction of TEOS with O2 or O3 are being used with increasing frequency as interlevel dielectrics because the deposited layers demonstrate remarkable conformality that permits the filling of gaps as narrow as 0.25 μm. Unfortunately, the deposition rate of silicate glass formed by the reaction of TEOS and O3 is highly surface dependent. A particularly acute problem arises when the deposition is performed on a surface having topographical features with non-uniform surface characteristics. For example, the deposition rate is very slow on PECVD-TEOS glass layers, considerably faster on silicon and on aluminum alloys, and faster still on titanium nitride, which is frequently used as an anti-reflective coating for laser reflow of aluminum alloy layers. A correlation seems to exist between the quality and relative deposition rate of ozone-TEOS glass layers. For example, ozone-TEOS glass layers that are deposited on PECVD-TEOS glass layers have rough, porous surfaces and possess high etch rates.
  • In U.S. Pat. No. 5,271,972 to K. Kwok et al., it is suggested that the surface sensitivity of ozone-TEOS glass layers deposited on PECVD-TEOS glass layers may be related to the presence of a hydrophilic surface on the PECVD-TEOS glass layers. A hydrophilic surface on the PECVD-TEOS glass layer may be attributable to embedded elemental carbon particles, which are formed as the TEOS precursor gas is attached by oxygen radicals generated by the plasma. As elemental carbon particles are characteristically hydrophilic, they repel TEOS molecules, which are characteristically hydrophobic, and interfere with their absorption on the surface of the deposited layer. Thus, the poor absorption rate of TEOS molecules on the surface of PECVD-TEOS glass results in slowly deposited, poor-quality films. Experimental evidence indicates that deposition rates are low for hydrophilic surfaces and high for hydrophobic surfaces. For example, titanium nitride, being highly hydrophobic, readily absorbs TEOS molecules on its surface, which accelerates the deposition reaction.
  • Given the surface-dependent variation in deposition rates, it is not uncommon for ozone-TEOS glass layers to build up rapidly around aluminum conductor lines and much more slowly on PECVD glass layers on which the conductor lines are fabricated, thereby forming cavities of tear-drop cross section between adjacent conductor lines. FIG. 1 is a cross-sectional view that depicts the undesirable result obtained by conventionally depositing an ozone-TEOS layer 11 over aluminum conductor lines 12, which overlie an underlying PECVD-TEOS glass layer 113. Prior to patterning, the aluminum conductor lines 12 were covered with a titanium nitride layer, which served as an anti-reflective coating during a laser reflow operation. A titanium nitride layer 14 remnant is present on the upper surface of each aluminum conductor line 12. A cavity 15 having a teardrop-shaped cross section has formed between each pair of aluminum conductor lines 12. Cavities in an interlevel dielectric layer are problematic primarily because they can trap moisture when the deposited glass layer is subjected to a planarizing chemical mechanical polishing step during a subsequent fabrication step. The moisture, if not completely removed prior to the deposition of subsequent layers, can corrode metal conductor lines during normal use and operation of the part, or it may cause an encapsulated integrated circuit device to rupture if the steam generated as the device heats up is unable to escape the package.
  • In U.S. Pat. No. 5,271,972, a technique is disclosed for improving the film quality of ozone-TEOS glass layers deposited on PECVD-TEOS glass layers. The method involves depositing the underlying PECVD-TEOS layer using high pressure and a high ozone-to-TEOS flow rate. For the last several seconds of the plasma-enhanced deposition process, a stepwise reduction in reactor power is carried out. It is claimed that this technique produces an interstitial silicon dioxide layer at the surface of the PECVD-TEOS layer, which greatly reduces the surface sensitivity of subsequently deposited ozone-TEOS oxide layers.
  • BRIEF SUMMARY OF THE INVENTION
  • This invention provides an alternative method for depositing highly conformal silicate glass layers via chemical vapor deposition through the reaction of TEOS and O3 and for minimizing surface effects of different materials on the deposition process.
  • The entire method, which can be performed in a single cluster tool or even in a single chamber, begins by placing an in-process integrated circuit having multiple surface constituents in a plasma-enhanced chemical vapor deposition chamber. A “clean” silicate glass base layer that is substantially free of carbon particle impurities on an upper surface thereof is then formed on the wafer surface in one of two ways.
  • The first way of forming the clean base layer employs plasma-enhanced chemical vapor deposition using TEOS and diatomic oxygen gases as precursors to first deposit a “dirty” silicate glass base layer having carbon particle impurities imbedded on the upper surface. Glass layers deposited via PECVD by the reaction of TEOS and O2 tend to have elemental carbon particles embedded therein. As these particles may impart hydrophilic surface characteristics to the deposited glass layer, which may interfere with the subsequent deposition of dense, high-quality ozone-TEOS glass layers, the glass base layer is subjected to a plasma treatment, which involves flowing a mixture of an oxygen-containing diamagnetic oxidant, such as ozone or hydrogen peroxide or a combination of both, and diatomic oxygen gas into the chamber and striking an RF plasma at a power of 50-350 watts for a period of from 30-300 seconds. It is hypothesized that the plasma treatment burns off the carbon particle impurities that are present on the surface of the dirty silicate glass base layer, thereby reducing the hydrophilic surface characteristics. The plasma treatment also creates a high degree of surface uniformity on the PECVD-deposited O2-TEOS glass layer.
  • The second way of forming the base layer involves flowing hydrogen peroxide vapor and at least one gaseous compound selected from the group consisting of silane and disilane into the deposition chamber. As an optional step, the clean base layer formed via this second method may be subjected to a plasma treatment identical to that performed on the dirty PECVD-deposited O2-TEOS glass layer. This optional plasma treatment step is performed merely to improve surface uniformity, not reduce hydrophilic surface characteristics.
  • Following the formation of the clean base layer, a final glass layer is deposited over the PECVD-deposited glass layer using chemical vapor deposition and TEOS and ozone as precursor compounds.
  • BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
  • FIG. 1 is a cross-sectional view of a portion of an in-process integrated circuit that has been subjected to a conventional blanket deposition of ozone-TEOS silicate glass;
  • FIG. 2 is a cross-sectional view of a portion of an in-process integrated circuit identical to that of FIG. 1 following deposition of a glass base layer;
  • FIG. 3 is a cross-sectional view of the in-process circuit portion of FIG. 2 following plasma treatment;
  • FIG. 4 is a cross-sectional view of the in-process circuit portion of FIG. 3 following the deposition of a final ozone-TEOS glass layer; and
  • FIG. 5 is a flow chart summarizing the various steps of the invention.
  • DETAILED DESCRIPTION OF THE INVENTION
  • This invention is embodied in a process for depositing highly conformal silicate glass layers via chemical vapor deposition through the reaction of tetraethylorthosilane (TEOS) and O3. The entire process, which can be performed in a single cluster tool or even in a single chamber, begins by placing an in-process semiconductor wafer in a plasma-enhanced chemical vapor deposition chamber. In a typical case, hundreds of integrated circuits are undergoing simultaneous fabrication on the wafer, and each integrated circuit has topography with multiple surface constituents. FIG. 2 is a cross-sectional view that depicts a small portion of an integrated circuit identical to that of FIG. 1. A plurality of parallel aluminum conductor lines 12 overlies a silicon dioxide layer 13 (previously referred to as PECVD-TEOS glass layer 113). Each aluminum conductor line 12 is covered with a titanium nitride layer 14, which served as an anti-reflective coating during a laser reflow operation which preceding the masking and etching steps that formed the conductor lines. Each of the different materials has different surface characteristics which affect the rate of deposition for ozone-TEOS glass layers.
  • In order to eliminate surface characteristics, a “clean” silicate glass base layer is formed which completely covers all existing topography. The base layer must be clean in the sense that its upper surface is free of hydrophilic carbon particle impurities that would interfere with the deposition of an ozone-TEOS final glass layer. The clean base layer may be formed in one of two ways.
  • Referring now to FIG. 2, the first way involves depositing a “dirty” silicate glass base layer 21 on all constituent surfaces via plasma-enhanced chemical vapor deposition (PECVD). The PECVD deposition of the silicate glass base layer 21 is performed in a deposition chamber in which a plasma is formed from a mixture of TEOS, oxygen and an inert carrier gas such as helium or argon which transports TEOS molecules to the chamber.
  • Deposition of the PECVD silicate glass base layer 21 is effected within a plasma deposition chamber at a pressure within a range of about 1-50 torr (preferably within a range of about 1-10 torr), an oxygen flow rate of about 100-1000 sccm, a carrier gas flow rate of about 100-1500 sccm, and with an RF power density of about 0.7 watts/cm2 to about 3.0 watt/cm2. The deposition temperature is maintained within a range of about 300 to 500° C., with a preferred temperature of about 375° C. This process is described in greater detail in U.S. Pat. No. 4,872,947, which issued to Wong et al., and is assigned to Applied Materials, Inc. This patent is incorporated herein by reference.
  • A suitable CVD/PECVD reactor in which the present process can be carried out in its entirety is also described in U.S. Pat. No. 4,872,947. Silicate glass layers can be deposited using standard high frequency RF power or a mixed frequency RF power.
  • The silicate glass base layer 21 is deposited to an average thickness within a range of about 100 to 1000 Å. The optimum thickness is deemed to be approximately 500 Å. Although the deposition rate of plasma-enhanced chemical-vapor-deposited oxide from TEOS and O2 is more even on different surfaces than it is for ozone-TEOS oxide, it is essential that all surfaces are completely covered.
  • An untreated TEOS silicate glass layer deposited via a plasma-enhanced CVD process tends to have embedded elemental carbon particles which are formed as the TEOS precursor gas is attacked by oxygen radicals generated by the plasma. These carbon particles apparently impart hydrophilic surface characteristics to an untreated silicate glass base layer 21, which are most likely responsible for the uneven deposition rates observed during subsequent depositions of dense, high-quality PECVD ozone-TEOS glass layers. In order to reduce or eliminate such interfering surface characteristics, the dirty silicate glass base layer 21 is subjected to a plasma treatment which involves flowing a mixture of an oxygen-containing diamagnetic oxidant gas, such as ozone (O3) or hydrogen peroxide (H2O2) or a combination of both, and diatomic oxygen (O2) gas into the chamber and striking an RF plasma. A mixture of 4 to 15 percent O3 or H2O2 in O2 is admitted to the chamber at a flow rate of about 2,400 standard cc/min. The plasma is sustained at a power density setting of 0.25 watt/cm2 to about 3.0 watt/cm2 for a period of from 30-360 seconds. In order to prevent etching of the deposited silicate glass base layer 21 and uncovering of additional impurity sites, a remote-source plasma generator is preferred over a parallel-plate reactor. The plasma treatment is represented by FIG. 3, which depicts a plasma cloud 31 which completely engulfs the in-process integrated circuit portion of FIG. 2, thereby exposing all surfaces of the silicate glass base layer 21 to the oxygen plasma. It is hypothesized that the plasma treatment burns off impurities, such as the carbon particles, which are present in the PECVD-deposited silicate glass base layer 21, thereby reducing or eliminating the hydrophilic surface characteristics. The plasma treatment creates a high degree of surface uniformity on the PECVD-deposited silicate glass base layer 21.
  • Referring once again to FIG. 2, which may also be used to represent the second method of forming a dirty silicate glass base layer 21, a non-plasma-enhanced chemical vapor deposition effected by flowing hydrogen peroxide vapor and at least one gaseous compound selected from the group consisting of silane and disilane into the deposition chamber. A clean silicate glass base layer having no imbedded carbon particle impurities is deposited. The reaction of hydrogen peroxide vapor with either silane or disilane is performed within a temperature range of about 0° C. to 40° C., at a chamber pressure of less than about 10 torr, and at a flow rate maintained for silane or disilane within a range of about 10 sccm to 1,000 sccm. The hydrogen peroxide is introduced into the deposition chamber in combination with at least one carrier gas selected from the group consisting of nitrogen and the noble gases. The hydrogen peroxide is picked up by the carrier gas in a bubbler apparatus, and the flow rate of the carrier gas (with the hydrogen peroxide) into the deposition chamber is maintained within a range of about 50 sccm to 1,000 sccm. In addition, the hydrogen peroxide may be introduced into the deposition chamber via liquid injection using a liquid-flow controller in combination with a vaporizer.
  • As an optional step, the clean base layer formed via this second method may be subjected to a plasma treatment identical to that performed on the dirty PECVD-deposited O2-TEOS glass layer. This optional plasma treatment step is performed merely to improve surface uniformity, not reduce hydrophilic surface characteristics.
  • Referring now to FIG. 4, an ozone-TEOS silicate glass layer 41 is deposited on top of the clean silicate glass base layer 42. As the processes required for the formation of the silicate glass base layer, the plasma treatment step, and the ozone-TEOS deposition step share certain parameters in common, the same chamber can be used for all process steps. For the plasma treatment step, the TEOS flow and the concomitant carrier gas flow are terminated, plasma generation continues, and ozone is added to the still flowing O2 gas. For the ozone-TEOS deposition step, the TEOS flow is resumed and the O2 and O3 ratios are adjusted as necessary. The ozone-TEOS deposition step is accomplished by flowing TEOS, oxygen and ozone gases into the deposition chamber, which is maintained at a pressure greater than 10 torr, and, preferably, within a range of about 500 to 760 torr. Substrate temperatures are maintained within a range of about 300-600° C., and preferably at a temperature of about 400° C. A dense, highly conformal ozone-TEOS silicate glass layer 41 is deposited that rapidly fills in the remaining gaps between the aluminum conductor lines 12. The ozone-TEOS silicate glass layer 41 demonstrates a high degree of conformality upon deposition. Cavities present in ozone-TEOS silicate glass layers deposited using conventional deposition methods are eliminated.
  • The present process is highly advantageous because deposition of the PECVD silicate glass base layer 21, plasma treatment of the silicate glass base layer 21, and deposition of the ozone-TEOS silicate glass layer 41 can be performed in sequence, in the same reaction chamber, requiring a minimum of changes in the reactor, and without having to remove the substrate from the reaction chamber between the various steps. Likewise, if the silicate glass base layer is deposited using hydrogen peroxide and silane or disilane as precursors, all steps may be performed within the same reaction chamber without having to remove the substrate from the chamber between the various steps.
  • FIG. 5 summarizes the various options of the process which is the subject of this disclosure. The first major step, providing a “clean” silicate glass base layer 51, can be performed in two basic methods: the dirty deposition and cleaning route 52 using TEOS and O2 as precursor gases for a PECVD deposition step 53 followed by a cleaning plasma treatment step 54 involving O2 and H2O2 and/or O3, or the CVD route 55 using silane or disilane and H2O2 as precursor gases in a CVD deposition step 56 and, optionally, the plasma surface treatment of cleaning plasma treatment step 54. The final step 57 is CVD deposition of a final glass layer using TEOS and O3 as precursor gases.
  • Various changes to the gas mixtures, temperature and pressure of the reactions are contemplated and are meant to be included herein. Although the ozone-TEOS glass deposition process is described in terms of only a single embodiment, it will be obvious to those having ordinary skill in the art of semiconductor integrated circuit fabrication that changes and modifications may be made thereto without departing from the scope and the spirit of the invention as hereinafter claimed.

Claims (56)

  1. 1. An in-process semiconductor wafer in a vapor deposition chamber having a plasma generator comprising:
    a silicate glass base layer having an upper surface formed by flowing a gaseous mixture comprising TEOS and oxygen during generating a plasma, the silicate glass base layer having carbon particles in the upper surface subjected to a plasma ignited in a gaseous atmosphere in the vapor deposition chamber containing a mixture of oxygen and a diamagnetic, oxygen-containing oxidant for a period sufficient to convert the carbon particles to a carbon-containing gas for removal from the vapor deposition chamber; and
    a glass layer on the upper surface from flowing TEOS gas and ozone gas.
  2. 2. The in-process semiconductor wafer of claim 1, wherein the diamagnetic, oxygen-containing oxidant is selected from the group consisting of ozone and hydrogen peroxide.
  3. 3. The in-process semiconductor wafer of claim 1, wherein a thickness of the silicate glass base layer is within a range of 100-1000 Å.
  4. 4. The in-process semiconductor wafer of claim 1, wherein the plasma ignited in the gaseous atmosphere containing the diamagnetic, oxygen-containing oxidant is maintained at a power density setting within a range of about 0.7 to 3.0 watts/cm2.
  5. 5. The in-process semiconductor wafer of claim 1, wherein the silicate glass base layer is subjected to the plasma ignited in the gaseous atmosphere for a period of 30 to 360 seconds.
  6. 6. The in-process semiconductor wafer of claim 1, wherein the glass layer is deposited at a temperature within a range of about 300 to 600° C.
  7. 7. The in-process semiconductor wafer of claim 1, wherein the another glass layer is deposited at pressures within a range of about 10 to 760 torr.
  8. 8. A TEOS silicate glass layer on an in-process semiconductor wafer in a deposition chamber comprising:
    a silicate glass base layer having an upper surface formed when flowing a gaseous mixture comprising at least TEOS and oxygen into the deposition chamber in a plasma, the silicate glass base layer having carbon particle impurities on the upper surface thereof subjected to a plasma ignited in a gaseous atmosphere in the deposition chamber containing a mixture of oxygen and a diamagnetic, oxygen-containing oxidant; and
    forming another glass layer over the silicate glass base layer during a chemical vapor deposition reaction between TEOS gas and ozone gas.
  9. 9. The TEOS silicate glass layer on an in-process semiconductor wafer of claim 8, wherein the diamagnetic, oxygen-containing oxidant is selected from the group consisting of ozone and hydrogen peroxide.
  10. 10. The TEOS silicate glass layer on an in-process semiconductor wafer of claim 8, wherein a thickness of the silicate glass base layer is within a range of about 100-1000 Å.
  11. 11. The TEOS silicate glass layer on an in-process semiconductor wafer of claim 8, wherein the plasma ignited in the gaseous atmosphere containing the diamagnetic, oxygen-containing oxidant is maintained at a power density setting within a range of about 0.7 to 3.0 watts/cm2.
  12. 12. The TEOS silicate glass layer on an in-process semiconductor wafer of claim 8, wherein the silicate glass base layer is subjected to the plasma ignited in the gaseous atmosphere for a period of 30 to 360 seconds.
  13. 13. The TEOS silicate glass layer on an in-process semiconductor wafer of claim 8, wherein the another glass layer is deposited at a temperature within a range of about 300 to 600° C.
  14. 14. The TEOS silicate glass layer on an in-process semiconductor wafer of claim 8, wherein the another glass layer is deposited at pressures within a range of about 10 to 760 torr.
  15. 15. A semiconductor wafer in a vapor deposition chamber having a plasma generator comprising:
    a silicate glass base layer having an upper surface formed by flowing a gaseous mixture comprising TEOS and oxygen during a plasma, the silicate glass base layer having carbon particles in the upper surface subjected to a plasma ignited in a gaseous atmosphere in the chemical vapor deposition chamber containing a mixture of oxygen and a diamagnetic, oxygen-containing oxidant; and
    a glass layer on the upper surface formed from flowing TEOS gas and ozone gas.
  16. 16. The semiconductor wafer of claim 15, wherein the diamagnetic, oxygen-containing oxidant is selected from the group consisting of ozone and hydrogen peroxide.
  17. 17. The semiconductor wafer of claim 15, wherein a thickness of the silicate glass base layer is within a range of 100-1000 Å.
  18. 18. The semiconductor wafer of claim 15, wherein the plasma ignited in the gaseous atmosphere containing the diamagnetic, oxygen-containing oxidant is maintained at a power density setting within a range of about 0.7 to 3.0 watts/cm2.
  19. 19. The semiconductor wafer of claim 15, wherein the silicate glass base layer is subjected to the plasma ignited in the gaseous atmosphere for a period of 30 to 360 seconds.
  20. 20. The semiconductor wafer of claim 15, wherein the glass layer is deposited at a temperature within a range of about 300 to 600° C.
  21. 21. The semiconductor wafer of claim 15, wherein the glass layer is deposited at pressures within a range of about 10 to 760 torr.
  22. 22. A TEOS silicate glass layer on a semiconductor wafer in a deposition chamber comprising:
    a silicate glass base layer having an upper surface formed when flowing a gaseous mixture comprising at least TEOS and oxygen into the deposition chamber in a plasma, the silicate glass base layer having carbon particle impurities on the upper surface thereof subjected to a plasma ignited in a gaseous atmosphere in the deposition chamber containing a mixture of oxygen and a diamagnetic, oxygen-containing oxidant; and
    forming another glass layer over the silicate glass base layer during a chemical vapor deposition reaction between TEOS gas and ozone gas.
  23. 23. The TEOS silicate glass layer on the semiconductor wafer of claim 22, wherein the diamagnetic, oxygen-containing oxidant is selected from the group consisting of ozone and hydrogen peroxide.
  24. 24. The TEOS silicate glass layer on the semiconductor wafer of claim 22, wherein a thickness of the silicate glass base layer is within a range of about 100-1000 Å.
  25. 25. The TEOS silicate glass layer on the semiconductor wafer of claim 22, wherein the plasma ignited in the gaseous atmosphere containing the diamagnetic, oxygen-containing oxidant is maintained at a power density setting within a range of about 0.7 to 3.0 watts/cm2.
  26. 26. The TEOS silicate glass layer on the semiconductor wafer of claim 22, wherein the silicate glass base layer is subjected to the plasma ignited in the gaseous atmosphere for a period of 30 to 360 seconds.
  27. 27. The TEOS silicate glass layer on the semiconductor wafer of claim 22, wherein the another glass layer is deposited at a temperature within a range of about 300 to 600° C.
  28. 28. The TEOS silicate glass layer on the semiconductor wafer of claim 22, wherein the another glass layer is deposited at pressures within a range of about 10 to 760 torr.
  29. 29. A portion of a semiconductor wafer in a vapor deposition chamber having a plasma generator comprising:
    a silicate glass base layer having an upper surface formed by flowing a gaseous mixture comprising TEOS and oxygen during a plasma, the silicate glass base layer having carbon particles in the upper surface subjected to a plasma ignited in a gaseous atmosphere in the chemical vapor deposition chamber containing a mixture of oxygen and a diamagnetic, oxygen-containing oxidant; and
    a glass layer on the upper surface formed from flowing TEOS gas and ozone gas.
  30. 30. The portion of the semiconductor wafer of claim 29, wherein the diamagnetic, oxygen-containing oxidant is selected from the group consisting of ozone and hydrogen peroxide.
  31. 31. The portion of the semiconductor wafer of claim 29, wherein a thickness of the silicate glass base layer is within a range of 100-1000 Å.
  32. 32. The portion of the semiconductor wafer of claim 29, wherein the plasma ignited in the gaseous atmosphere containing the diamagnetic, oxygen-containing oxidant is maintained at a power density setting within a range of about 0.7 to 3.0 watts/cm2.
  33. 33. The portion of the semiconductor wafer of claim 29, wherein the silicate glass base layer is subjected to the plasma ignited in the gaseous atmosphere for a period of 30 to 360 seconds.
  34. 34. The portion of the semiconductor wafer of claim 29, wherein the glass layer is deposited at a temperature within a range of about 300 to 600° C.
  35. 35. The portion of the semiconductor wafer of claim 29, wherein the glass layer is deposited at pressures within a range of about 10 to 760 torr.
  36. 36. A TEOS silicate glass layer on a portion of a semiconductor wafer in a deposition chamber comprising:
    a silicate glass base layer having an upper surface formed when flowing a gaseous mixture comprising at least TEOS and oxygen into the deposition chamber in a plasma, the silicate glass base layer having carbon particle impurities on the upper surface thereof subjected to a plasma ignited in a gaseous atmosphere in the deposition chamber containing a mixture of oxygen and a diamagnetic, oxygen-containing oxidant; and
    forming another glass layer over the silicate glass base layer during a chemical vapor deposition reaction between TEOS gas and ozone gas.
  37. 37. The TEOS silicate glass layer on the portion of the semiconductor wafer of claim 36, wherein the diamagnetic, oxygen-containing oxidant is selected from the group consisting of ozone and hydrogen peroxide.
  38. 38. The TEOS silicate glass layer on the portion of the semiconductor wafer of claim 36, wherein a thickness of the silicate glass base layer is within a range of about 100-1000 Å.
  39. 39. The TEOS silicate glass layer on the portion of the semiconductor wafer of claim 36, wherein the plasma ignited in the gaseous atmosphere containing the diamagnetic, oxygen-containing oxidant is maintained at a power density setting within a range of about 0.7 to 3.0 watts/cm2.
  40. 40. The TEOS silicate glass layer on the portion of the semiconductor wafer of claim 36, wherein the silicate glass base layer is subjected to the plasma ignited in the gaseous atmosphere for a period of 30 to 360 seconds.
  41. 41. The TEOS silicate glass layer on the portion of the semiconductor wafer of claim 36, wherein the another glass layer is deposited at a temperature within a range of about 300 to 600° C.
  42. 42. The TEOS silicate glass layer on the portion of the semiconductor wafer of claim 36, wherein the another glass layer is deposited at pressures within a range of about 10 to 760 torr.
  43. 43. A work piece of semiconductor material in a vapor deposition chamber having a plasma generator comprising:
    a silicate glass base layer having an upper surface formed by flowing a gaseous mixture comprising TEOS and oxygen during a plasma, the silicate glass base layer having carbon particles in the upper surface subjected to a plasma ignited in a gaseous atmosphere in the vapor deposition chamber containing a mixture of oxygen and a diamagnetic, oxygen-containing oxidant; and
    a glass layer on the upper surface formed from flowing TEOS gas and ozone gas.
  44. 44. The work piece of claim 43, wherein the diamagnetic, oxygen-containing oxidant is selected from the group consisting of ozone and hydrogen peroxide.
  45. 45. The work piece of claim 43, wherein a thickness of the silicate glass base layer is within a range of 100-1000 Å.
  46. 46. The work piece of claim 43, wherein the plasma ignited in the gaseous atmosphere containing the diamagnetic, oxygen-containing oxidant is maintained at a power density setting within a range of about 0.7 to 3.0 watts/cm2.
  47. 47. The work piece of claim 43, wherein the silicate glass base layer is subjected to the plasma ignited in the gaseous atmosphere for a period of 30 to 360 seconds.
  48. 48. The work piece of claim 43, wherein the glass layer is deposited at a temperature within a range of about 300 to 600° C.
  49. 49. The work piece of claim 43, wherein the glass layer is deposited at pressures within a range of about 10 to 760 torr.
  50. 50. A work piece having TEOS silicate glass layer on a semiconductor material in a deposition chamber comprising:
    a silicate glass base layer having an upper surface formed when flowing a gaseous mixture comprising at least TEOS and oxygen into the deposition chamber in a plasma, the silicate glass base layer having carbon particle impurities on the upper surface thereof subjected to a plasma ignited in a gaseous atmosphere in the deposition chamber containing a mixture of oxygen and a diamagnetic, oxygen-containing oxidant; and
    forming another glass layer over the silicate glass base layer during a chemical vapor deposition reaction between TEOS gas and ozone gas.
  51. 51. The work piece of claim 50, wherein the diamagnetic, oxygen-containing oxidant is selected from the group consisting of ozone and hydrogen peroxide.
  52. 52. The work piece of claim 50, wherein a thickness of the silicate glass base layer is within a range of about 100-1000 Å.
  53. 53. The work piece of claim 50, wherein the plasma ignited in the gaseous atmosphere containing the diamagnetic, oxygen-containing oxidant is maintained at a power density setting within a range of about 0.7 to 3.0 watts/cm2.
  54. 54. The work piece of claim 50, wherein the silicate glass base layer is subjected to the plasma ignited in the gaseous atmosphere for a period of 30 to 360 seconds.
  55. 55. The work piece of claim 50, wherein the another glass layer is deposited at a temperature within a range of about 300 to 600° C.
  56. 56. The work piece of claim 50, wherein the another glass layer is deposited at pressures within a range of about 10 to 760 torr.
US11175869 1997-04-17 2005-07-06 Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers Abandoned US20050255689A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US08841908 US6551665B1 (en) 1997-04-17 1997-04-17 Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US10371674 US6784122B2 (en) 1997-04-17 2003-02-21 Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US10928505 US7101815B2 (en) 1997-04-17 2004-08-26 Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US11175869 US20050255689A1 (en) 1997-04-17 2005-07-06 Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11175869 US20050255689A1 (en) 1997-04-17 2005-07-06 Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10928505 Division US7101815B2 (en) 1997-04-17 2004-08-26 Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers

Publications (1)

Publication Number Publication Date
US20050255689A1 true true US20050255689A1 (en) 2005-11-17

Family

ID=25286011

Family Applications (10)

Application Number Title Priority Date Filing Date
US08841908 Active 2019-07-27 US6551665B1 (en) 1997-04-17 1997-04-17 Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US09222565 Expired - Lifetime US6107214A (en) 1997-04-17 1998-12-29 Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US09548491 Expired - Fee Related US6297175B1 (en) 1997-04-17 2000-04-13 Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US09548572 Expired - Lifetime US6251807B1 (en) 1997-04-17 2000-04-13 Method for improving thickness uniformity of deposited ozone-teos silicate glass layers
US09935833 Expired - Fee Related US6458721B2 (en) 1997-04-17 2001-08-23 Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US10200845 Expired - Lifetime US6576570B2 (en) 1997-04-17 2002-07-22 Method for improving thickness uniformity of deposited ozone-teos silicate glass layers
US10371674 Expired - Fee Related US6784122B2 (en) 1997-04-17 2003-02-21 Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US10457298 Expired - Fee Related US6815374B2 (en) 1997-04-17 2003-06-09 Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US10928505 Expired - Fee Related US7101815B2 (en) 1997-04-17 2004-08-26 Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US11175869 Abandoned US20050255689A1 (en) 1997-04-17 2005-07-06 Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers

Family Applications Before (9)

Application Number Title Priority Date Filing Date
US08841908 Active 2019-07-27 US6551665B1 (en) 1997-04-17 1997-04-17 Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US09222565 Expired - Lifetime US6107214A (en) 1997-04-17 1998-12-29 Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US09548491 Expired - Fee Related US6297175B1 (en) 1997-04-17 2000-04-13 Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US09548572 Expired - Lifetime US6251807B1 (en) 1997-04-17 2000-04-13 Method for improving thickness uniformity of deposited ozone-teos silicate glass layers
US09935833 Expired - Fee Related US6458721B2 (en) 1997-04-17 2001-08-23 Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US10200845 Expired - Lifetime US6576570B2 (en) 1997-04-17 2002-07-22 Method for improving thickness uniformity of deposited ozone-teos silicate glass layers
US10371674 Expired - Fee Related US6784122B2 (en) 1997-04-17 2003-02-21 Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US10457298 Expired - Fee Related US6815374B2 (en) 1997-04-17 2003-06-09 Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US10928505 Expired - Fee Related US7101815B2 (en) 1997-04-17 2004-08-26 Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers

Country Status (1)

Country Link
US (10) US6551665B1 (en)

Families Citing this family (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6551665B1 (en) * 1997-04-17 2003-04-22 Micron Technology, Inc. Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US6303523B2 (en) * 1998-02-11 2001-10-16 Applied Materials, Inc. Plasma processes for depositing low dielectric constant films
US6384466B1 (en) * 1998-08-27 2002-05-07 Micron Technology, Inc. Multi-layer dielectric and method of forming same
JP3184177B2 (en) * 1999-03-26 2001-07-09 キヤノン販売株式会社 Method of forming an interlayer insulating film, a semiconductor manufacturing apparatus, and a semiconductor device
US6511924B2 (en) 2001-04-20 2003-01-28 Applied Materials, Inc. Method of forming a silicon oxide layer on a substrate
US6939817B2 (en) 2003-05-08 2005-09-06 Micron Technology, Inc. Removal of carbon from an insulative layer using ozone
US7485162B2 (en) 2003-09-30 2009-02-03 Fujimi Incorporated Polishing composition
JP4049119B2 (en) * 2004-03-26 2008-02-20 セイコーエプソン株式会社 The method of manufacturing a ferroelectric memory device
CN100549217C (en) * 2004-04-06 2009-10-14 Lg电子株式会社 Method for manufacturing ultra-hydrophilic thin film coated metal product, and ultra-hydrophilic thin film coated metal product
US8119210B2 (en) 2004-05-21 2012-02-21 Applied Materials, Inc. Formation of a silicon oxynitride layer on a high-k dielectric material
KR100624566B1 (en) * 2004-05-31 2006-09-19 주식회사 하이닉스반도체 semiconductor device with flowable dielectric on capacitor and method for fabricating the same
US20060105114A1 (en) * 2004-11-16 2006-05-18 White John M Multi-layer high quality gate dielectric for low-temperature poly-silicon TFTs
US7371695B2 (en) * 2006-01-04 2008-05-13 Promos Technologies Pte. Ltd. Use of TEOS oxides in integrated circuit fabrication processes
US7678710B2 (en) 2006-03-09 2010-03-16 Applied Materials, Inc. Method and apparatus for fabricating a high dielectric constant transistor gate using a low energy plasma system
US7645710B2 (en) 2006-03-09 2010-01-12 Applied Materials, Inc. Method and apparatus for fabricating a high dielectric constant transistor gate using a low energy plasma system
US7837838B2 (en) 2006-03-09 2010-11-23 Applied Materials, Inc. Method of fabricating a high dielectric constant transistor gate using a low energy plasma apparatus
US20070287301A1 (en) * 2006-03-31 2007-12-13 Huiwen Xu Method to minimize wet etch undercuts and provide pore sealing of extreme low k (k<2.5) dielectrics
US8232176B2 (en) 2006-06-22 2012-07-31 Applied Materials, Inc. Dielectric deposition and etch back processes for bottom up gapfill
US7718553B2 (en) * 2006-09-21 2010-05-18 Asm Japan K.K. Method for forming insulation film having high density
WO2008039845A3 (en) 2006-09-26 2008-10-09 Applied Materials Inc Fluorine plasma treatment of high-k gate stack for defect passivation
US7781352B2 (en) * 2007-06-06 2010-08-24 Asm Japan K.K. Method for forming inorganic silazane-based dielectric film
US7914856B2 (en) * 2007-06-29 2011-03-29 General Electric Company Method of preparing wetting-resistant surfaces and articles incorporating the same
US7902084B2 (en) 2007-07-05 2011-03-08 Micron Technology, Inc. Silicon dioxide deposition methods using at least ozone and TEOS as deposition precursors
US7867923B2 (en) 2007-10-22 2011-01-11 Applied Materials, Inc. High quality silicon oxide films by remote plasma CVD from disilane precursors
US7651959B2 (en) 2007-12-03 2010-01-26 Asm Japan K.K. Method for forming silazane-based dielectric film
US8357435B2 (en) * 2008-05-09 2013-01-22 Applied Materials, Inc. Flowable dielectric equipment and processes
US7622369B1 (en) 2008-05-30 2009-11-24 Asm Japan K.K. Device isolation technology on semiconductor substrate
US20090325391A1 (en) * 2008-06-30 2009-12-31 Asm International Nv Ozone and teos process for silicon oxide deposition
US20100080929A1 (en) * 2008-09-30 2010-04-01 General Electric Company System and method for applying a conformal barrier coating
US8765233B2 (en) * 2008-12-09 2014-07-01 Asm Japan K.K. Method for forming low-carbon CVD film for filling trenches
US8511281B2 (en) * 2009-07-10 2013-08-20 Tula Technology, Inc. Skip fire engine control
KR101853802B1 (en) 2010-03-05 2018-05-02 어플라이드 머티어리얼스, 인코포레이티드 Conformal layers by radical-component cvd
US8741788B2 (en) 2009-08-06 2014-06-03 Applied Materials, Inc. Formation of silicon oxide using non-carbon flowable CVD processes
US8449942B2 (en) 2009-11-12 2013-05-28 Applied Materials, Inc. Methods of curing non-carbon flowable CVD films
US8980382B2 (en) 2009-12-02 2015-03-17 Applied Materials, Inc. Oxygen-doping for non-carbon radical-component CVD films
JP2013516763A (en) 2009-12-30 2013-05-13 アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated Dielectric film growth using a radical generated using flexible nitrogen / hydrogen ratio
US8329262B2 (en) 2010-01-05 2012-12-11 Applied Materials, Inc. Dielectric film formation using inert gas excitation
JP2013517616A (en) 2010-01-06 2013-05-16 アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated Flowable dielectric to use oxide liner
JP2013516788A (en) 2010-01-07 2013-05-13 アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated In situ ozone cure for radical component cvd
JP5052638B2 (en) * 2010-03-17 2012-10-17 Sppテクノロジーズ株式会社 Film formation method
US9285168B2 (en) 2010-10-05 2016-03-15 Applied Materials, Inc. Module for ozone cure and post-cure moisture treatment
US8664127B2 (en) 2010-10-15 2014-03-04 Applied Materials, Inc. Two silicon-containing precursors for gapfill enhancing dielectric liner
US8450191B2 (en) 2011-01-24 2013-05-28 Applied Materials, Inc. Polysilicon films by HDP-CVD
US8716154B2 (en) 2011-03-04 2014-05-06 Applied Materials, Inc. Reduced pattern loading using silicon oxide multi-layers
US8445078B2 (en) 2011-04-20 2013-05-21 Applied Materials, Inc. Low temperature silicon oxide conversion
US8466073B2 (en) 2011-06-03 2013-06-18 Applied Materials, Inc. Capping layer for reduced outgassing
US9404178B2 (en) 2011-07-15 2016-08-02 Applied Materials, Inc. Surface treatment and deposition for reduced outgassing
US20130252440A1 (en) * 2011-09-26 2013-09-26 Applied Materials, Inc. Pretreatment and improved dielectric coverage
US8617989B2 (en) 2011-09-26 2013-12-31 Applied Materials, Inc. Liner property improvement
US8551891B2 (en) 2011-10-04 2013-10-08 Applied Materials, Inc. Remote plasma burn-in
US8889566B2 (en) 2012-09-11 2014-11-18 Applied Materials, Inc. Low cost flowable dielectric films
US9018108B2 (en) 2013-01-25 2015-04-28 Applied Materials, Inc. Low shrinkage dielectric films
CN105244269B (en) * 2014-07-09 2018-10-23 中芯国际集成电路制造(上海)有限公司 A semiconductor device and manufacturing method thereof
US9412581B2 (en) 2014-07-16 2016-08-09 Applied Materials, Inc. Low-K dielectric gapfill by flowable deposition

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4872947A (en) * 1986-12-19 1989-10-10 Applied Materials, Inc. CVD of silicon oxide using TEOS decomposition and in-situ planarization process
US4992306A (en) * 1990-02-01 1991-02-12 Air Products Abd Chemicals, Inc. Deposition of silicon dioxide and silicon oxynitride films using azidosilane sources
US5271972A (en) * 1992-08-17 1993-12-21 Applied Materials, Inc. Method for depositing ozone/TEOS silicon oxide films of reduced surface sensitivity
US5356722A (en) * 1992-06-10 1994-10-18 Applied Materials, Inc. Method for depositing ozone/TEOS silicon oxide films of reduced surface sensitivity
US5362526A (en) * 1986-12-19 1994-11-08 Applied Materials, Inc. Plasma-enhanced CVD process using TEOS for depositing silicon oxide
US5503882A (en) * 1994-04-18 1996-04-02 Advanced Micro Devices, Inc. Method for planarizing an integrated circuit topography
US5531834A (en) * 1993-07-13 1996-07-02 Tokyo Electron Kabushiki Kaisha Plasma film forming method and apparatus and plasma processing apparatus
US5593741A (en) * 1992-11-30 1997-01-14 Nec Corporation Method and apparatus for forming silicon oxide film by chemical vapor deposition
US5626924A (en) * 1994-09-08 1997-05-06 Sony Corporation Method of forming oxide film
US5776254A (en) * 1994-12-28 1998-07-07 Mitsubishi Denki Kabushiki Kaisha Apparatus for forming thin film by chemical vapor deposition
US5817549A (en) * 1994-08-31 1998-10-06 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device
US5827785A (en) * 1996-10-24 1998-10-27 Applied Materials, Inc. Method for improving film stability of fluorosilicate glass films
US6107214A (en) * 1997-04-17 2000-08-22 Micron Technology, Inc. Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US6514876B1 (en) * 1999-09-07 2003-02-04 Steag Rtp Systems, Inc. Pre-metal dielectric rapid thermal processing for sub-micron technology

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08203890A (en) * 1995-01-25 1996-08-09 Sony Corp Formation of interlayer insulation film in semiconductor device

Patent Citations (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4872947A (en) * 1986-12-19 1989-10-10 Applied Materials, Inc. CVD of silicon oxide using TEOS decomposition and in-situ planarization process
US5362526A (en) * 1986-12-19 1994-11-08 Applied Materials, Inc. Plasma-enhanced CVD process using TEOS for depositing silicon oxide
US4992306A (en) * 1990-02-01 1991-02-12 Air Products Abd Chemicals, Inc. Deposition of silicon dioxide and silicon oxynitride films using azidosilane sources
US5356722A (en) * 1992-06-10 1994-10-18 Applied Materials, Inc. Method for depositing ozone/TEOS silicon oxide films of reduced surface sensitivity
US5271972A (en) * 1992-08-17 1993-12-21 Applied Materials, Inc. Method for depositing ozone/TEOS silicon oxide films of reduced surface sensitivity
US5593741A (en) * 1992-11-30 1997-01-14 Nec Corporation Method and apparatus for forming silicon oxide film by chemical vapor deposition
US5531834A (en) * 1993-07-13 1996-07-02 Tokyo Electron Kabushiki Kaisha Plasma film forming method and apparatus and plasma processing apparatus
US5503882A (en) * 1994-04-18 1996-04-02 Advanced Micro Devices, Inc. Method for planarizing an integrated circuit topography
US5817549A (en) * 1994-08-31 1998-10-06 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device
US5626924A (en) * 1994-09-08 1997-05-06 Sony Corporation Method of forming oxide film
US5776254A (en) * 1994-12-28 1998-07-07 Mitsubishi Denki Kabushiki Kaisha Apparatus for forming thin film by chemical vapor deposition
US5827785A (en) * 1996-10-24 1998-10-27 Applied Materials, Inc. Method for improving film stability of fluorosilicate glass films
US6107214A (en) * 1997-04-17 2000-08-22 Micron Technology, Inc. Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US6251807B1 (en) * 1997-04-17 2001-06-26 Micron Technology, Inc. Method for improving thickness uniformity of deposited ozone-teos silicate glass layers
US6297175B1 (en) * 1997-04-17 2001-10-02 Micron Technology Inc. Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US6458721B2 (en) * 1997-04-17 2002-10-01 Micron Technology, Inc. Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US6551665B1 (en) * 1997-04-17 2003-04-22 Micron Technology, Inc. Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US6576570B2 (en) * 1997-04-17 2003-06-10 Micron Technology, Inc. Method for improving thickness uniformity of deposited ozone-teos silicate glass layers
US6784122B2 (en) * 1997-04-17 2004-08-31 Micron Technology, Inc. Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US6815374B2 (en) * 1997-04-17 2004-11-09 Micron Technology, Inc. Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers
US6514876B1 (en) * 1999-09-07 2003-02-04 Steag Rtp Systems, Inc. Pre-metal dielectric rapid thermal processing for sub-micron technology

Also Published As

Publication number Publication date Type
US6251807B1 (en) 2001-06-26 grant
US20030129852A1 (en) 2003-07-10 application
US20010055889A1 (en) 2001-12-27 application
US7101815B2 (en) 2006-09-05 grant
US20030203654A1 (en) 2003-10-30 application
US6458721B2 (en) 2002-10-01 grant
US6576570B2 (en) 2003-06-10 grant
US6107214A (en) 2000-08-22 grant
US20050032394A1 (en) 2005-02-10 application
US6551665B1 (en) 2003-04-22 grant
US20020182825A1 (en) 2002-12-05 application
US6784122B2 (en) 2004-08-31 grant
US6815374B2 (en) 2004-11-09 grant
US6297175B1 (en) 2001-10-02 grant

Similar Documents

Publication Publication Date Title
US6593655B1 (en) Method for producing hydrogenated silicon oxycarbide films having low dielectric constant
US7919416B2 (en) Method of forming conformal dielectric film having Si-N bonds by PECVD
US5314845A (en) Two step process for forming void-free oxide layer over stepped surface of semiconductor wafer
US6958112B2 (en) Methods and systems for high-aspect-ratio gapfill using atomic-oxygen generation
US7294582B2 (en) Low temperature silicon compound deposition
US6015759A (en) Surface modification of semiconductors using electromagnetic radiation
US5750211A (en) Process for depositing a SiOx film having reduced intrinsic stress and/or reduced hydrogen content
US5840631A (en) Method of manufacturing semiconductor device
US5521126A (en) Method of fabricating semiconductor devices
US6436822B1 (en) Method for making a carbon doped oxide dielectric material
US6071573A (en) Process for precoating plasma CVD reactors
US8445075B2 (en) Method to minimize wet etch undercuts and provide pore sealing of extreme low k (k&lt;2.5) dielectrics
US6391795B1 (en) Low k dielectric composite layer for intergrated circuit structure which provides void-free low k dielectric material between metal lines while mitigating via poisoning
US5089442A (en) Silicon dioxide deposition method using a magnetic field and both sputter deposition and plasma-enhanced cvd
US6399489B1 (en) Barrier layer deposition using HDP-CVD
US6355571B1 (en) Method and apparatus for reducing copper oxidation and contamination in a semiconductor device
US7838084B2 (en) Atomic layer deposition method of depositing an oxide on a substrate
US7297608B1 (en) Method for controlling properties of conformal silica nanolaminates formed by rapid vapor deposition
US7205240B2 (en) HDP-CVD multistep gapfill process
US20060093756A1 (en) High-power dielectric seasoning for stable wafer-to-wafer thickness uniformity of dielectric CVD films
US20070299239A1 (en) Curing Dielectric Films Under A Reducing Atmosphere
US6562700B1 (en) Process for removal of resist mask over low k carbon-doped silicon oxide dielectric material of an integrated circuit structure, and removal of residues from via etch and resist mask removal
US5376591A (en) Method for manufacturing semiconductor device
US6171662B1 (en) Method of surface processing
US6165916A (en) Film-forming method and film-forming apparatus