US20050045697A1 - Wafer-level chip scale package - Google Patents

Wafer-level chip scale package Download PDF

Info

Publication number
US20050045697A1
US20050045697A1 US10/648,586 US64858603A US2005045697A1 US 20050045697 A1 US20050045697 A1 US 20050045697A1 US 64858603 A US64858603 A US 64858603A US 2005045697 A1 US2005045697 A1 US 2005045697A1
Authority
US
United States
Prior art keywords
solder
socket
layer
step
method
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/648,586
Inventor
Efren Lacap
Subhash Nariani
Charles Nickel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Volterra Semiconductor LLC
Original Assignee
Volterra Semiconductor LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Volterra Semiconductor LLC filed Critical Volterra Semiconductor LLC
Priority to US10/648,586 priority Critical patent/US20050045697A1/en
Assigned to VOLTERRA SEMICONDUCTOR CORPORATION reassignment VOLTERRA SEMICONDUCTOR CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LACAP, EFREN M., NARIANI, SUBHASH R., NICKEL, CHARLES
Publication of US20050045697A1 publication Critical patent/US20050045697A1/en
Application status is Abandoned legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K35/00Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
    • B23K35/02Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by mechanical features, e.g. shape
    • B23K35/0222Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by mechanical features, e.g. shape for use in soldering, brazing
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/50Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27Manufacturing methods
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3431Leadless components
    • H05K3/3436Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K2101/00Articles made by soldering, welding or cutting
    • B23K2101/36Electric or electronic devices
    • B23K2101/42Printed circuits
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K35/00Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
    • B23K35/001Interlayers, transition pieces for metallurgical bonding of workpieces
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05124Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05155Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05166Titanium [Ti] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05184Tungsten [W] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05567Disposition the external layer being at least partially embedded in the surface
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05655Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05666Titanium [Ti] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/1147Manufacturing methods using a lift-off mask
    • H01L2224/1148Permanent masks, i.e. masks left in the finished device, e.g. passivation layers
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13005Structure
    • H01L2224/13007Bump connector smaller than the underlying bonding area, e.g. than the under bump metallisation [UBM]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1302Disposition
    • H01L2224/13022Disposition the bump connector being at least partially embedded in the surface
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13075Plural core members
    • H01L2224/1308Plural core members being stacked
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13075Plural core members
    • H01L2224/1308Plural core members being stacked
    • H01L2224/13082Two-layer arrangements
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13116Lead [Pb] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/13124Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13139Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144Gold [Au] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354Coating
    • H01L2224/13599Material
    • H01L2224/136Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812Applying energy for connecting
    • H01L2224/8121Applying energy for connecting using a reflow oven
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • H01L2224/81815Reflow soldering
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83801Soldering or alloying
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00013Fully indexed content
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01022Titanium [Ti]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01023Vanadium [V]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01025Manganese [Mn]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01046Palladium [Pd]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/15786Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787Ceramics, e.g. crystalline carbides, nitrides or oxides
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19042Component type being an inductor
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/30105Capacitance
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/35Mechanical effects
    • H01L2924/351Thermal stress
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0263High current adaptations, e.g. printed high current conductors or using auxiliary non-printed means; Fine and coarse circuit patterns on one circuit board
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/09372Pads and lands
    • H05K2201/094Array of pads or lands differing from one another, e.g. in size, pitch, thickness; Using different connections on the pads
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/04Soldering or other types of metallurgic bonding
    • H05K2203/0465Shape of solder, e.g. differing from spherical shape, different shapes due to different solder pads
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product
    • Y02P70/60Greenhouse gas [GHG] capture, heat recovery or other energy efficient measures relating to production or assembly of electric or electronic components or products, e.g. motor control
    • Y02P70/613Greenhouse gas [GHG] capture, heat recovery or other energy efficient measures relating to production or assembly of electric or electronic components or products, e.g. motor control involving the assembly of several electronic elements

Abstract

A chip scale package implements solder bars to form a connection between a chip and a trace, formed in a substrate, such as another chip or PCB. Solder bars are formed by depositing one or more solder layers into the socket, or optionally, depositing a base metal layer into the socket and applying the solder layer to the base metal layer. The geometry of a solder bars may be rectangular, square, or other regular or irregular geometry. Solder bars provide a greater utilization of the connectivity footprint and increase the electrical and thermal flow capacity. Solder bars also provide a robust connection.

Description

    BACKGROUND
  • 1. Field of the Invention
  • The disclosure herein pertains to materials and methods for soldering one electrical component to another, for example, in the use of specially prepared solder films to connect chips and other circuit components to printed circuit boards (PCBs) or other substrates.
  • 2. Description of the Related Art
  • A wafer-level chip scale package (package) is an integrated circuit assembled at the wafer level. The package provides a physical interface between each pad of a chip and a corresponding circuit connection, e.g., a PCB, interposer, or another chip in a chip-on-chip installation. Intra-package connections may extend straight and vertically through the package from the chip to the PCB so that the package has the same width and depth as the chip, thereby reducing or eliminating wasted space. Utilizing a package saves space and weight when compared to face-up chip placement utilizing wire connections between a chip and PCB.
  • Solder balls may be used to connect the chip to the PCB, for example, using automated ‘flip-chip’ processing equipment as shown in U.S. Pat. No. 5,918,792 issued to Stumpe et al. Generally, each solder ball connects a chip to conductive traces on the PCB. The chip contains a socket that is made of adhesive and conductive materials bonded to the wafer in an area of the chip often referred to as the pad. Each socket retains a selectively placed preformed solder ball as an aid to solder-coupling the chip with the substrate. The pad is a conductive area on the wafer where either conductive material is applied to the chip or ion implantation renders the wafer conductive. Although silicon wafers are most commonly used, other materials such as gallium arsenide are also utilized.
  • With preformed solder balls positioned on the socket and the chip positioned on the PCB or other circuit connection, the preformed solder balls are heated to at least their melting point. Adhesion forces pull the molten solder over the socket and circuit connection to establish an electrical contact between the chip and the circuit connection. The process of melting the preformed solder ball to form an installed solder ball that couples the socket and the circuit connection is known as “reflow.” The socket resides in electrical contact with conductive traces on the PCB, and these traces operably connect the chip to other PCB components.
  • Pads include a socket area that may contain a solder receptacle and contact materials. Other portions of the pad may be protected by passivation and polymer layers. As there is difficulty in directly bonding solder to silicon or other wafer materials, the contact materials on the socket are often formed by an under-bump metallization (UBM) layer and an adhesion layer. The adhesion layer, e.g., aluminum, aluminum-copper, connects the pad to the UBM, which is capable of bonding with solder. The solder receptacle may be coextensive with the surface of the UBM, such that the socket boundaries are defined by the surface of the UBM where the perimeter of the socket is formed by voids in passivation and polymer layers. The passivation layer is a dielectric and may protect embedded circuits from contamination or physical damage. The passivation layer may, for example, be formed of polysilicon or oxinitride. The polymer layer provides additional dielectric properties and masks the package for etching, which exposes the UBM and forms the sockets. In some applications, the UBM is applied to the entire void formed in the passivation and polymer layers as a lining in the etched void. In such an application, the socket is defined by the exposed surface of the UBM.
  • After application of the UBM, the passivation layer may be applied to the pad and etched to form a plurality of openings exposing the UBM layer. A polymer layer, for example a benzocyclobutane (BCB) layer, is next applied to the passivation layer. The BCB layer is also etched to form a plurality of openings, each corresponding to, and aligning with, an opening in the passivation layer. Together, the adhesion layer, UBM layer, and openings in the passivation and BCB layers form a cavity or socket that may be used to contact an installed solder ball.
  • Prior art packages are typically assembled by placing preformed solder balls at selected socket locations on the chip. The chip is then placed in a predetermined positional alignment such that each preformed solder ball contacts the socket where it resides and conductive traces on the PCB or other circuit connection. The preformed solder balls are reflown to complete the connection between the trace and the UBM layer. Optionally, an underfill resin is applied to the space between solder balls. The resin provides shock-load tolerance beyond the limits of the solder balls alone. The chip may be reinforced by attaching the solder balls to a ceramic carrier, such as an interposer with conductive vias, for example, to enhance rigidity when the PCB is too flexible or as a manufacturing aid to increase solder ball installation alignment tolerances. The interposer is then attached to the PCB.
  • Packages often have different sockets that connect, for example, with low-current, data (I/O) circuits and high-current, power circuits. Both I/O and power circuits utilize solder ball connections. A single solder ball is often inadequate to carry the load of power circuits. Therefore, the load of a power circuit may be shared across a plurality of electrically parallel solder ball connections. Some installations may require additional solder ball connections to provide adequate heat dissipation from the chip.
  • Although the prior art solder-ball package provides many benefits, problems remain. Power connections require a greater current capacity compared to I/O connections. As a result, these high-current connections may require multiple solder balls to handle the required current flow. The use of multiple solder balls imposes additional design constraints. For example, the footprint of multiple solder balls must accommodate the plurality of solder balls and the unused space between each solder ball, e.g., the space between each socket. The resulting package is overly large, and the connection footprint contains wasted space. Additionally, the relatively small cross-sectional area of solder balls limits the chip's ability to transfer heat. Heat may accumulate within a chip and degrade performance. Safe operating temperatures are more easily exceeded, and this circumstance may impose associated operational constraints affecting frequency, current, or voltage. If thermal effects are unmitigated, damage to the chip may occur.
  • Incomplete reflow and stress cracking exacerbate the problems associated with the limited cross-sectional area of solder balls. As chip processing activity fluctuates, associated variable power draw and near-constant electrical resistance produce a corresponding fluctuation in heat, resulting in thermal expansion and contraction of the package and components therein. These fluctuations, known as thermal cycling, create stresses on the connections, for example, because materials of the package do not have the same coefficients of thermal expansion. Thermal stress may lead to fatigue cracks or to complete breakage of contact with a solder ball. Additionally, incomplete reflow further compounds the stress. Incomplete reflow occurs when a preformed solder ball melts to form a solder ball but does not achieve complete coverage of the UBM layer or other connection area. The resulting incomplete connection has a diminished cross-sectional area, which provides a further diminution of performance and an increased probability of cracking and breakage.
  • SUMMARY
  • Certain features in the present disclosure may overcome certain problems outlined above by providing, for example, systems and methods of chip-to-socket connection. Preformed thick-film solder bars may have increased thermal and electrical connectivity, increased tolerance to stress, and a decreased package footprint. These packages may achieve greater performance, reliability, and efficiency.
  • In one embodiment, a solder bar is provided. The solder bar connects at least one socket with a conductive trace, for example on a PCB or other circuit connection. The socket is defined on a chip and provides a contact surface to at least one of the chip's circuit conduits. The socket geometry accommodates the geometry of the installed solder bar. Optionally, the solder bar may form various geometries providing the desired connection area and footprint. For example, if a chip and/or substrate design provides for an “L” shaped power connection, the socket and solder bar may have a complementary “L” shape.
  • Solder bars offer a greater contact surface area over the same connectivity footprint, as compared to an equivalent footprint of prior art solder balls. Chip performance may be increased by exploiting additional current and heat flow capacities over this surface area, as compared to prior solder ball connections. Furthermore, the solder bars may provide stronger connections having greater tolerance to stress, such as thermal cycling stresses. Accordingly the package of the present disclosure may have improved durability, reliability, and/or operational parameters.
  • In another embodiment, solder bars form geometries other than a linear bar-shape, such as rectangle or “I” geometries. The solder bar may form any contiguous geometry providing a single electrical potential. Solder bar geometry may be, for example, “I,” “E,” “U,” ring, and/or square, or any other regular or irregular geometry that is complementary to a chip pad design. The ability to pre-form solder simplifies the task of implanting solder bars for chip-bonding processes.
  • In one embodiment, the solder bar has a base metal layer coated with a solder layer. The base metal may be an alloy, layered, and/or doped composition of, for example, copper, gold, platinum, palladium, silver, aluminum, tin, bismuth, vanadium, tungsten, titanium, or lead. As an option, the base metal layer may be omitted increasing resistance and may prevent the solder from forming into clumps, by action of adhesion forces during reflow. The footprint geometry of the solder bar is defined by a socket, having dimensions complementary to one bump, for retaining solder during reflow.
  • The height of the solder bar is determined by the combined height of the base metal layer, if used, and the solder layer. The base metal layer may be comprised of zero or more layers and the solder layer may be one or more layers. By way of example, solder bars may be formed of different thick film layers, each layer having a different melting temperatures. Forming the solder layers and base metal layers may be accomplished, for example, by electroplating the socket. Other methods may be employed to form the base metal layer and/or solder layer, such as liquid chemical deposition, chemical-vapor deposition, sputtering, or screen printing. The thickness of each of the base metal layer or solder layer, as well as the composition thereof, is a matter of design where the thicknesses are adjusted to meet connection and processing requirements. Some of the determinate factors for the solder bar height and materials include providing sufficient solder volume to facilitate complete wetting of the connection surfaces during reflow, providing sufficient solder volume to bridge the gap between connection surfaces without inducing unwanted resistance, mitigation of parasitic capacitance when using heterologous conductors, and limiting the solder volume to avoid overflow and/or inadvertent contact with another circuit.
  • Solder materials and techniques for their deposition are known, for example, as shown in U.S. Pat. No. 5,326,453 issued to Endicott et al. Solder characteristics may be adjusted by forming alloys of various materials, such as tin, silver, gold, manganese, copper, lead, and bismuth, to provide the desired characteristics of the connection. Examples of solder design factors include melting point, resistance, thermal conductivity, flux requirements, and flow rate. The melting point for the solder layer is generally greater than that of the melting point for the base metal layer.
  • In one embodiment, a method is provided for constructing a solder bar. First, a pad is formed with a socket to accept the solder bar. The socket geometry is in essence a planar face on the pad onto which has been deposited an adhesion layer and an UBM layer, or another such layer as may be desirable to facilitate solder bonding and electrical contact with the pad. The socket may be formed on a region of the pad where, for example, passivation and BCB materials have been removed or where such materials have not been deposited. The socket differs in geometry from sockets designed to accept solder balls because no dimple or recess for retaining the solder ball is required. With the socket formed to an appropriate geometry for accommodating a solder bar of the type described above, a base metal, such as copper, is optionally but preferably deposited directly onto the UBM layer. Deposition is preferably made by electroplating, but may be augmented or implanted by screen printing or other deposition processes. The thickness of the base metal is a matter of connection design requirements, and the base metal may sometimes be omitted, but the thickness is generally that of a thick film. A thickness in the range from 13,000 to 17,000 Å is suitable for many design requirements. Next, a solder layer is electroplated onto the base metal, or directly to the UBM if the base metal is omitted. Sputtering, liquid chemical deposition, chemical vapor deposition, or screen printing may be used as alternatives to electroplating the solder. The application of solder and/or a base metal layer may include an overage and a subsequent removal of the overage by grinding, shaving, etching, or other removal processes. As an option, the solder layer is placed in contact with a trace and reflowed to complete the connection between a pad and trace.
  • Problems associated with prior art preformed solder ball placement and reflow may be reduced or eliminated. For example, adhesion forces of molten solder may be increased by the presence of a base metal layer, e.g., by capillary action, whereas in solder ball placement such forces may be insufficient to completely wet large or non-circular connection surfaces. By implementing the solder bar construction methods, disclosed herein, the base metal layer and/or solder layer may be uniformly applied to essentially any socket geometry.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 shows a PCB mounted prior art chip scale package;
  • FIG. 2 shows a side view block diagram of a prior art chip scale package;
  • FIG. 3 shows a block diagram of one electrical circuit through a package;
  • FIG. 4 shows a side view block diagram of an exemplary wafer package with solder bars;
  • FIG. 5 shows a top view block diagram of an exemplary wafer package with solder bars;
  • FIG. 6 shows an exemplary PCB for use with a combination of solder balls and solder bars;
  • FIG. 7A and FIG. 7B show an exemplary solder bar;
  • FIG. 8 shows a cross-section of an exemplary solder bar;
  • FIG. 9 shows an exemplary process for manufacture of solder bars;
  • FIG. 10A-E show one formation of an exemplary solder bar in a socket;
  • FIG. 11 shows the layout of two packages for benchmarking and comparison of the performance of similar packages, one utilizing solder bars and another utilizing only solder balls;
  • FIG. 12 shows a chart depicting the results of a Simulated NFET Rdson benchmark;
  • FIG. 13 shows a chart depicting the results of a load efficiency benchmark; and
  • FIG. 14 shows a chart depicting the results of a power dissipation benchmark.
  • DETAILED DESCRIPTION OF THE DRAWINGS
  • FIG. 1 shows PCB 1 with a prior art chip scale package 2 mounted thereon. Package 2 is a “Standard CSP,” which is shown in midsectional top view to reveal a plurality of solder ball connections 3. Solder ball connections 3 attach chip 4 to power plane 5 and ground plane 6, contained on PCB 1. Current flows through power plane 5, a subset of solder ball connections 3 to chip 4, switches within chip 4, another subset of solder ball connections 3, optionally through other circuitry (not shown), and ground plane 6.
  • FIG. 2 shows a side view, of the prior art chip scale package 2. Chip 4 has connection pads 20A-20C. Solder balls 3A-3C are interposed between sockets 21A-21C and conductive PCB contacts 22A-22C to form respective current pathways between PCB 1 and chip 4. The conductive PCB contacts 22A-22C are in electrical contact with PCB wiring traces 24A-24C connecting chip 4 with other components (not shown) of PCB 1. The sockets 21A-21C are each formed to include, for example, a conductive pathway formed by an adhesion layer 25 bonded to wafer 26 and UBM 27. BCB layer 28 and passivation layer 29 define sockets 20A-C in areas apart from UBM 27.
  • FIG. 3 shows a block diagram of electrical circuit 30 which may for example be used in package 2 as shown in FIG. 2. Circuit 30 may be one of many such circuits connected to chip 4. Resistance is encountered as current flows through first circuitry 31 on PCB 1, a first terminal 32 (e.g., conductive PCB contact 22A, solder ball 3A, and socket 20A), switching element(s) 33 on chip 4, second terminal 34 (e.g. conductive PCB contact 22B, solder ball 3B, and socket 20B), and second circuitry 35 on PCB 1. Large currents, which for example are common with power circuits, generate a large amount of heat when flowing through first and second terminals 31, 35. Heat generated in switching element 33, and elsewhere in the chip 4, must be dissipated as flux N. Heat dissipation is significantly dependent on the chip's mechanical connection to first and second terminals 31, 35.
  • According to the instrumentalities described herein, improved electrical conductivity is provided to circuit 30 and improved thermal conductivity is provided to the chip containing switching element 31 by implementing solder bars to establish first and second terminals 31, 35. Advantages in current or power throughput are obtained and dissipation of heat and flux N is improved by providing first and second terminals 31, 35 with larger contact surface area, whereas the footprint of chip 4 over area 36 may also be advantageously decreased.
  • FIG. 4 shows a schematic midsectional elevation view of a wafer package 40 incorporating solder bars 41, 42. FIG. 4 is taken across line A-A of FIG. 5. Solder bars 41, 42 form respective power circuit connections. Solder ball 43 provides data signal or I/O circuit contact and may optionally be used in combination with solder bars 41, 42 or replaced by an additional solder bar. Passivation layer 44 and BCB layer 45 provide a non-conductive base for each of sockets 37A, 37B, 37C. Sockets 37A and 37B have dimensions complementary to solder bars 41, 42 for retention of solder bars 41, 42 therein. PCB 48 may contain traces 46A-B and vias 47A-B to electrically connected additional circuitry (not shown) on PCB 48. Optionally, PCB 48 may be another chip, such as a chip-on-chip configuration, or ceramic interposer.
  • Sockets 37A, 37B may be formed by multiple processes; for example by screen printing the adhesion layers 49A, 49B, onto wafer 50, followed by liquid or vapor deposition of passivation layer 44 to a uniform thickness at interface 51. BCB layer 45 is applied through a mask to passivation layer 44. The masked application of BCB layer 45 leaves areas of passivation layer 44 exposed, including the areas of the passivation layer covering adhesion layers 49A-C. Lithographic etching of passivation layer 44, where passivation layer 44 is unprotected by the masked application of BCB layer 45, removes the exposed portions of passivation layer 44. As a result, adhesion layers 49A-C are exposed and available to receive sputtered UBM layers 52A-52C. A discrete and isolated electric pathway is formed, for example, between wafer 50, adhesion layer 49A, UBM layer 42A, solder bar 41, trace 46A, and via 47A.
  • A data circuit 53 contacts to solder ball 43, which is optionally replaced by a solder bar (not shown).
  • FIG. 5 is a top view of wafer package 40. Solder balls 43, 43A-E connect PCB 48 to data traces 54, 54A-E and sockets 55, 55A-E on wafer 50. Power traces 46A, 46B, solder bars 41, 42 and sockets 47A, 47B form respective power circuits. One or more of the solder balls 43, 43A-E may optionally be replaced by solder bars to accommodate greater current and/or heat flow, improve package reliability, or to simplify the design and/or manufacture of wafer package 40.
  • FIG. 6 is a top view of PCB 60, which may be used with a combination of solder balls and solder bars. PCB 60 contains a plurality of semi-spherical solder ball traces 61 and rectangular solder bar traces 62A-D. Traces 62A-D may be formed by known processes, such as screen printing or stenciling of gold, copper, aluminum, or other conductor materials onto PCB 60. Solder bar traces 62A-D and solder ball traces 61 each present solder-bonding surfaces. It will be appreciated that the elements of PCB 60 may be arranged and deployed for use as PCB 60 shown in FIG. 5, or in any other manner that is effective to implement circuit requirements on PCB 60.
  • FIG. 7A is a side view of solder bar 70, which is suitable for use with PCB 60 (FIG. 6), for example, for bonding with one of sockets 62A-62D. Chip 71 bonds with solder bar 70. Although solder bar 70 is generally shown as a rectilinear shape, it may have radius corners 73 resulting from electrodeposition processes. Solder bar 70 is also substantially planar rectilinear in the sense that the height dimension extends through a thick film that is substantially planar when the height dimension is several times less, e.g., 4×, 8×, 12×, 16×, less than the width or depth dimension. Solder bar 70 may also be planar curvilinear. FIG. 7B is a bottom view of the solder bar 70. Surface 74 forms a bonding surface when installed, for example, to trace 62D (FIG. 6). Solder bar 70 is, for example, optionally used as solder bar 41 or 42 (FIG. 4).
  • FIG. 8 is a midsectional view providing additional detail with respect to solder bar 70 (FIG. 7). Wafer 80 may be any type of semiconducting wafer, such as silicon. In these contexts, wafer 80 may be an integrated circuit chip or any other solid state electronic component involving the use of a wafer. Adhesion layer 81 is in contact with wafer 80, and is bonded to UBM material 82. UBM material 82 substantially defines the footprint of solder bar 70 on wafer 80. Passivation layer 83 and BCB layer 84 substantially define the areal extent of solder bar 70 and may be deposits of certain processes, such as silicon dioxide crystal growth or polysilicon coating. Solder bar 70 may be entirely solder or optionally contain a base metal 85 as, for example, copper, gold, silver, aluminum, lead, tin, or other metal. Copper is especially preferred. Solder 86 is in substantially continuous contact with base metal 85, or UBM layer 82 if base metal 85 is omitted. The height 87 of solder bar 70 may be any height, where useful heights for most applications range from 50 μm to 300 μm, and are more typically between 100 μm and 200 μm. The base metal 85 and solder 86 constituents of solder bar 70 may be deposited by electrodeposition processes, where heights of the respective layers may be supplemented by screen printing or evaporative processes, as needed.
  • FIG. 9 shows exemplary process 90 for manufacture of a solder bar, such as solder bar 70 (FIG. 7). A chip is prepared 91 for incorporation into a package having electrical contact pads operable to receive a conductive adhesion layer. An adhesion layer, e.g., aluminum, is applied 92 to the pad of the chip. The adhesion layer application 92 may entail screen printing or other methods of application and may include the application of nickel, vanadium, copper, titanium, tungsten, or aluminum. A passivation layer, e.g., polyimide, silicon nitride, silicon oxide, polysilicon, or oxinitride, is applied 93, for example, by chemical vapor deposition and covers the chip and adhesion layers. A UBM layer, e.g., aluminum, nickel-vanadium, copper, or titanium-tungsten, is applied 94 substantially to the adhesion layer. The UBM layer may be applied 94 by etching, photolithography, sputtering, or other method of application. A BCB layer is applied 95 through a mask, thus preventing application to areas where the passiviation layer is to be removed, such as areas covering the adhesion layers. Voids are created 96 by exposing the chip to lithography which softens the areas of the passivation layer not protected by the BCB layer. The softened passivation layer is washed away exposing the adhesion layer. As a matter of design choice, a base metal, such as copper, is electroplated 97 onto the UBM layer. A solder layer is then electroplated 98 onto the base metal, if provided, or if the base metal is omitted, electroplated 98 directly to the UBM layer. It will be appreciated that one or more of the deposition steps may be eliminated, for example, where passivation is not required or elimination of the UBM if the base metal or solder is capable of bonding directly to the adhesion layer.
  • Base metal application 97 or solder application 98 may, for example, be accomplished by electroplating in an electrochemical reactor using standard plating solutions. After step 98, process 90 has assembled the solder bar. Installation of the solder bar may place a trace of a substrate in contact or in close proximity with the solder bar and heated to reflow 99 the solder bond with the trace and complete the connection.
  • FIGS. 10A-E illustrate stages of solder bar manufacture. Structure 110 is prepared by application of an adhesion layer 81, passivation layer 83, and UBM layer 82 (FIG. 9, steps 92-94). These layers may be etched in a predetermined pattern. Next, structure 112 shows the addition of BCB 84 to complete the definition of socket 113 (FIG. 9, step 95). Structure 114 shows deposition of base metal 85 applied to UBM layer 82 (FIG. 9, step 97). Structure 116 shows deposited solder 86 on base metal 85 (FIG. 9, step 98). Optionally, a plurality of solder layers having different material properties may be deposited, e.g., as layers 117, 118 where layer 117 may have a lower melting point or different composition than does layer 118. For example, layer 117 may have an alloy having different percentages of lead and silver than does solder layer 118.
  • Structure 120 shows solder 86 after melting during reflow (FIG. 9, step 99), where wafer 80 is positioned in place of wafer 50 and solder bar 70 stands in place of solder bar 41 in socket 48A.
  • FIG. 11 depicts one layout 300 of package 301, which was used in benchmark performance comparison testing against the standard ball-grid package 2 shown in FIG. 1. The two packages 2, 301 differed only in the implementation of plural solder bars 70 (FIG. 7) versus solid balls 3 (FIG. 1). Package 301 implements solder bars 70 with a copper base metal layer applied to the socket, as shown in FIG. 8.
  • The objective of the comparison was to determine performance differences between a standard chip scale package having solder ball connections 3 and package 301 having plural solder bar 70 connections. Solder bar 70 connections utilized a copper base metal layer with solder applied to the copper (FIG. 8). The connectivity footprint of solder ball connections 3 and solder bar 70 connections are substantially identical, however, comparative data shows that solder bars 70 provide improved utilization of the same footprint.
  • FIG. 12 shows chart 310 depicting the comparative simulated NFET Rdson (“n” Field Effect Transistors On-Resistance) benchmarks from layouts 300 A and B (FIG. 11). The simulated NFET Rdson benchmark results for solder ball package 2 are represented by “CSP” group 311 and the results for solder bar package 301 are represented “Bars” group 312. Solder bar package 301 produced a 10-15% improvement in Rds over solder ball package 5.
  • FIG. 13 shows chart 320 depicting the comparative load efficiency benchmarks from layout 300 A and B (FIG. 11). The load efficiency benchmark results for solder ball package 2 are represented by “CSP” line 322 and the results for solder bar package 301 are represented by “Bars” line 321. Solder bar package 301 produced a 1.6% higher efficiency at 25 A and 3.5 A more current at comparable 93% efficiencies in comparison to solder ball package 2.
  • FIG. 14 shows chart 330 depicting comparative power dissipation benchmarks from layout 300 A and B (FIG. 11). The power dissipation benchmark results for solder ball package 2 are represented by “CSP” line 331 and the results for solder bar package 301 are represented “Bars” line 332. Solder bar package 301 produced a 550 mW savings at 25 A and 2A more current at 2 W dissipation over solder ball package 2.
  • Although the foregoing discussion emphasizes the bonding of a chip scale package to a PCB, it will be appreciated that the discussion also applies to bonding between other types of components. For example, a chip-on-chip structure may be created where two wafers are subjected to the process shown in FIG. 9, one chip through the entire process and the other through step 96. It is also possible to alter process 90 where the wafer is processed through step 96 and the steps 97, 98 form the solder bar on the PCB.
  • Changes may be made in the above methods and systems without departing from the scope hereof. It should thus be noted that the matter contained in the above description or shown in the accompanying drawings should be interpreted as illustrative and not in a limiting sense. The following claims are intended to cover all generic and specific features described herein, as well as all statements of the scope of the present method and system, which, as a matter of language, might be said to fall there between.

Claims (23)

1. A method of constructing a preformed solder bar made-ready for installing a microchip, comprising:
forming a socket on a first surface of a microchip, such that the socket has predetermined physical dimensions complementary to those of a microchip connection pad footprint occupied by at least one contact pad area on the microchip,
the socket presenting a conductive base capable of bonding to solder;
bonding solder to the conductive base to place a solder bar in the socket and place the microchip in made-ready condition for installation.
2. The method of claim 1, wherein the microchip contains a silicon wafer and the step of forming the socket comprises
depositing an adhesion layer onto the wafer, and
depositing under-bump-metallization (UBM) material contacting the adhesion layer to complete formation of the conductive base.
3. The method of claim 2, wherein the step of depositing the adhesion layer includes depositing a conductor selected from the group consisting of aluminum, nickel-vanadium, titanium, tungsten and copper.
4. The method of claim 2, wherein the step of depositing the UMB material includes depositing a conductor selected from at least one of titanium, tungsten, vanadium, tin, copper, aluminum, gold, silver, and lead.
5. The method of claim 1, wherein the step of forming the socket includes the predetermined dimensions selected from the group consisting of rectangular, “E,” “L,” and “U” shapes.
6. The method of claim 1, wherein the step of forming the socket includes the physical dimensions selected from the group consisting of ring, square, and circular shapes.
7. The method of claim 1, wherein the step of forming the socket includes the physical dimensions being complimentary to the solder bar having a planar rectilinear configuration.
8. The method of claim 1, wherein the step of forming the socket includes the physical dimensions being complimentary to the solder bar having a planar curvilinear configuration.
9. The method of claim 1, wherein the step of forming the socket further comprising a step of forming a passivation layer on substantially all of the first surface, exclusive of an area where the socket is located.
10. The method of claim 9, wherein the step of forming the passivation layer includes the steps of:
applying one or more layers of passivation material to the entire first surface; and
removing selected portions of the passivation material covering the area where the socket is to be located.
11. The method of claim 10, wherein the step of applying one or more layers of passivation material includes applying at least one layer selected from the group consisting of polysilicon, silicon dioxide, and benzocyclobutane.
12. The method of claim 1, further comprises depositing a non-solder base metal in the socket after the step of forming the socket and prior to the step of bonding solder, such that the solder bar contains the non-solder base metal and the solder in respective layers.
13. The method of claim 12, wherein the step of depositing the non-solder base metal includes electroplating the non-solder base metal.
14. A method of claim 12, wherein the step of depositing the non-solder base metal includes screen printing at least one base metal layer.
15. The method of claim 14, wherein the step of depositing the non-solder base metal includes depositing the non-solder base metal layer selected from the group consisting of copper, gold, titanium, tungsten, and vanadium.
16. The method of claim 1, wherein the step of bonding solder includes electroplating one or more solder layers onto the conductive base.
17. The method of claim 1, wherein the step of bonding solder includes screen printing one or more solder layers onto the conductive base.
18. A chip scale package made-ready for installation of a microchip on a printed circuit board or chip-on-chip stack, comprising:
a microchip including a first surface having a connection pad area;
an adhesion layer contacting the connection pad;
an under bump metallization layer contacting the adhesion layer;
at least one passivation layer delineating an opening to the under bump metallization layer to define a socket; and
a solder bar in contact with the under bump metallization layer, the solder bar having dimensions complementary to the socket and a geometric configuration selected from the group consisting of planar curvilinear and planar rectilinear configurations.
19. The chip scale package of claim 18, wherein the solder bar includes a base metal layer in contact with the under bump metallization layer and the solder layer.
20. The chip scale package of claim 18, wherein the geometric configuration includes a geometry selected from the group consisting of rectangular, “E,” “L,” and “U” shapes.
21. The chip scale package of claim 18, wherein the geometric configuration includes a geometry selected from the group consisting of ring, square, and circular shapes.
22. The chip scale package of claim 18, wherein the solder bar comprises a plurality of sublayers having different characteristics.
23. The chip scale package of claim 18, wherein the solder bar contains a base metal layer and a solder layer 24. The chip scale package of claim 23, wherein the base metal layer is selected form the group consisting of copper, gold, silver, lead, tin, titanium, tungsten, and vanadium.
US10/648,586 2003-08-26 2003-08-26 Wafer-level chip scale package Abandoned US20050045697A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/648,586 US20050045697A1 (en) 2003-08-26 2003-08-26 Wafer-level chip scale package

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/648,586 US20050045697A1 (en) 2003-08-26 2003-08-26 Wafer-level chip scale package
US12/844,649 US8106516B1 (en) 2003-08-26 2010-07-27 Wafer-level chip scale package
US13/361,716 US8710664B2 (en) 2003-08-26 2012-01-30 Wafer-level chip scale package

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/844,649 Continuation US8106516B1 (en) 2003-08-26 2010-07-27 Wafer-level chip scale package

Publications (1)

Publication Number Publication Date
US20050045697A1 true US20050045697A1 (en) 2005-03-03

Family

ID=34216762

Family Applications (3)

Application Number Title Priority Date Filing Date
US10/648,586 Abandoned US20050045697A1 (en) 2003-08-26 2003-08-26 Wafer-level chip scale package
US12/844,649 Active US8106516B1 (en) 2003-08-26 2010-07-27 Wafer-level chip scale package
US13/361,716 Active 2023-09-03 US8710664B2 (en) 2003-08-26 2012-01-30 Wafer-level chip scale package

Family Applications After (2)

Application Number Title Priority Date Filing Date
US12/844,649 Active US8106516B1 (en) 2003-08-26 2010-07-27 Wafer-level chip scale package
US13/361,716 Active 2023-09-03 US8710664B2 (en) 2003-08-26 2012-01-30 Wafer-level chip scale package

Country Status (1)

Country Link
US (3) US20050045697A1 (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050104222A1 (en) * 2003-10-22 2005-05-19 Jeong Se-Young Flip chip device having supportable bar and mounting structure thereof
US20110012213A1 (en) * 2009-07-14 2011-01-20 Honeywell International Inc. Vertical sensor assembly method
US20110133747A1 (en) * 2009-12-04 2011-06-09 Volterra Semiconductor Corporation Integrated electrical circuit and test to determine the integrity of a silicon die
US20110297433A1 (en) * 2009-02-13 2011-12-08 Senju Metal Industry Co., Ltd. Solder bump formation on a circuit board using a transfer sheet
US20120306024A1 (en) * 2010-02-10 2012-12-06 Oliver Hilt Scalable Construction for Lateral Semiconductor Components having High Current-Carrying Capacity
CN103975427A (en) * 2011-10-07 2014-08-06 沃尔泰拉半导体公司 Power management applications of interconnect substrates
US20150270241A1 (en) * 2014-03-24 2015-09-24 Efficient Power Conversion Corporation Flip chip interconnection with reduced current density
US20160211337A1 (en) * 2010-02-16 2016-07-21 Infineon Technologies Americas Corp. III-Nitride Transistor with Solderable Front Metal
DE102016125686A1 (en) * 2016-12-23 2018-06-28 Infineon Technologies Ag A semiconductor device having a dense structure

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8785244B2 (en) 2011-10-10 2014-07-22 Maxim Integrated Products, Inc. Wafer level packaging using a lead-frame
US8785248B2 (en) 2011-10-10 2014-07-22 Maxim Integrated Products, Inc. Wafer level packaging using a lead-frame
US9441753B2 (en) * 2013-04-30 2016-09-13 Boston Dynamics Printed circuit board electrorheological fluid valve
US9627341B2 (en) * 2013-10-28 2017-04-18 Infineon Technologies Dresden Gmbh Wafer arrangement, a method for testing a wafer, and a method for processing a wafer
US20170338204A1 (en) * 2016-05-17 2017-11-23 Taiwan Semiconductor Manufacturing Company, Ltd. Device and Method for UBM/RDL Routing

Citations (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3401126A (en) * 1965-06-18 1968-09-10 Ibm Method of rendering noble metal conductive composition non-wettable by solder
US3429040A (en) * 1965-06-18 1969-02-25 Ibm Method of joining a component to a substrate
UST955008I4 (en) * 1974-08-19 1977-02-01 International Business Machines Corporation Flip chip structure including a silicon semiconductor element bonded to an Si3 N4 base substrate
US4604644A (en) * 1985-01-28 1986-08-05 International Business Machines Corporation Solder interconnection structure for joining semiconductor devices to substrates that have improved fatigue life, and process for making
US4645114A (en) * 1985-06-17 1987-02-24 Northern Telecom Limited Shaped solder pad for surface mounting electronic devices and a surface mounting position incorporating such shaped pads
US4808274A (en) * 1986-09-10 1989-02-28 Engelhard Corporation Metallized substrates and process for producing
US4818728A (en) * 1986-12-03 1989-04-04 Sharp Kabushiki Kaisha Method of making a hybrid semiconductor device
US4851966A (en) * 1986-11-10 1989-07-25 Motorola, Inc. Method and apparatus of printed circuit board assembly with optimal placement of components
US5316205A (en) * 1993-04-05 1994-05-31 Motorola, Inc. Method for forming gold bump connection using tin-bismuth solder
US5553769A (en) * 1992-11-12 1996-09-10 International Business Machine Corporation Interconnection of a carrier substrate and a semiconductor device
US5558271A (en) * 1993-04-30 1996-09-24 Lsi Logic Corporation Shaped, self-aligning micro-bump structures
US5616206A (en) * 1993-06-15 1997-04-01 Ricoh Company, Ltd. Method for arranging conductive particles on electrodes of substrate
US5675889A (en) * 1993-10-28 1997-10-14 International Business Machines Corporation Solder ball connections and assembly process
US5918792A (en) * 1997-04-04 1999-07-06 Rvsi Vanguard, Inc. Apparatus and method for filling a ball grid array
US5937320A (en) * 1998-04-08 1999-08-10 International Business Machines Corporation Barrier layers for electroplated SnPb eutectic solder joints
US6020729A (en) * 1997-12-16 2000-02-01 Volterra Semiconductor Corporation Discrete-time sampling of data for use in switching regulators
US6196443B1 (en) * 1997-07-22 2001-03-06 International Business Machines Corporation Pb-In-Sn tall C-4 for fatigue enhancement
US6278264B1 (en) * 2000-02-04 2001-08-21 Volterra Semiconductor Corporation Flip-chip switching regulator
US6369451B2 (en) * 1998-01-13 2002-04-09 Paul T. Lin Solder balls and columns with stratified underfills on substrate for flip chip joining
US6372622B1 (en) * 1999-10-26 2002-04-16 Motorola, Inc. Fine pitch bumping with improved device standoff and bump volume
US6374487B1 (en) * 1998-01-09 2002-04-23 Tessera, Inc. Method of making a connection to a microelectronic element
US6400126B1 (en) * 1999-12-30 2002-06-04 Volterra Semiconductor Corporation Switching regulator with multiple power transistor driving voltages
US6445169B1 (en) * 2000-12-29 2002-09-03 Volterra Semiconductor Corporation Lag compensating controller having an improved transient response
US6443614B1 (en) * 1997-08-28 2002-09-03 John Robert Read Wrist-worn instrument face with indicating icons for programming
US6445244B1 (en) * 1998-10-30 2002-09-03 Volterra Semiconductor Corporation Current measuring methods
US6498467B1 (en) * 2001-03-01 2002-12-24 Volterra Semiconductor Corporation Ultra-low-power mode for a voltage regulator
US20030157789A1 (en) * 2002-02-19 2003-08-21 Ho-Ming Tong Bump manufacturing method
US6756680B2 (en) * 1999-05-10 2004-06-29 International Business Machines Corporation Flip chip C4 extension structure and process
US6820329B2 (en) * 2001-12-14 2004-11-23 Advanced Semiconductor Engineering, Inc. Method of manufacturing multi-chip stacking package
US6977396B2 (en) * 2003-02-19 2005-12-20 Lumileds Lighting U.S., Llc High-powered light emitting device with improved thermal properties

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5258648A (en) * 1991-06-27 1993-11-02 Motorola, Inc. Composite flip chip semiconductor device with an interposer having test contacts formed along its periphery
US5550518A (en) * 1995-06-12 1996-08-27 Endgate Corporation Miniature active conversion between microstrip and coplanar wave guide
KR100327442B1 (en) * 1995-07-14 2002-02-22 구본준, 론 위라하디락사 Bump structure of semiconductor device and fabricating method thereof
US5789809A (en) * 1995-08-22 1998-08-04 National Semiconductor Corporation Thermally enhanced micro-ball grid array package
JP2001183687A (en) * 1999-12-22 2001-07-06 Hitachi Ltd Liquid crystal display device
US7057292B1 (en) * 2000-05-19 2006-06-06 Flipchip International, Llc Solder bar for high power flip chips
US6433614B1 (en) 2001-03-02 2002-08-13 Volterra Semiconductor Corporation MOSFET-based switch
US6742248B2 (en) * 2001-05-14 2004-06-01 The Boeing Company Method of forming a soldered electrical connection
US6806580B2 (en) * 2002-12-26 2004-10-19 Fairchild Semiconductor Corporation Multichip module including substrate with an array of interconnect structures

Patent Citations (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3401126A (en) * 1965-06-18 1968-09-10 Ibm Method of rendering noble metal conductive composition non-wettable by solder
US3429040A (en) * 1965-06-18 1969-02-25 Ibm Method of joining a component to a substrate
UST955008I4 (en) * 1974-08-19 1977-02-01 International Business Machines Corporation Flip chip structure including a silicon semiconductor element bonded to an Si3 N4 base substrate
US4604644A (en) * 1985-01-28 1986-08-05 International Business Machines Corporation Solder interconnection structure for joining semiconductor devices to substrates that have improved fatigue life, and process for making
US4645114A (en) * 1985-06-17 1987-02-24 Northern Telecom Limited Shaped solder pad for surface mounting electronic devices and a surface mounting position incorporating such shaped pads
US4808274A (en) * 1986-09-10 1989-02-28 Engelhard Corporation Metallized substrates and process for producing
US4851966A (en) * 1986-11-10 1989-07-25 Motorola, Inc. Method and apparatus of printed circuit board assembly with optimal placement of components
US4818728A (en) * 1986-12-03 1989-04-04 Sharp Kabushiki Kaisha Method of making a hybrid semiconductor device
US5553769A (en) * 1992-11-12 1996-09-10 International Business Machine Corporation Interconnection of a carrier substrate and a semiconductor device
US5316205A (en) * 1993-04-05 1994-05-31 Motorola, Inc. Method for forming gold bump connection using tin-bismuth solder
US5558271A (en) * 1993-04-30 1996-09-24 Lsi Logic Corporation Shaped, self-aligning micro-bump structures
US5616206A (en) * 1993-06-15 1997-04-01 Ricoh Company, Ltd. Method for arranging conductive particles on electrodes of substrate
US5675889A (en) * 1993-10-28 1997-10-14 International Business Machines Corporation Solder ball connections and assembly process
US5918792A (en) * 1997-04-04 1999-07-06 Rvsi Vanguard, Inc. Apparatus and method for filling a ball grid array
US6196443B1 (en) * 1997-07-22 2001-03-06 International Business Machines Corporation Pb-In-Sn tall C-4 for fatigue enhancement
US6443614B1 (en) * 1997-08-28 2002-09-03 John Robert Read Wrist-worn instrument face with indicating icons for programming
US6225795B1 (en) * 1997-12-16 2001-05-01 Volterra Semiconductor Corporation Discrete-time sampling of data for use in switching regulations
US6020729A (en) * 1997-12-16 2000-02-01 Volterra Semiconductor Corporation Discrete-time sampling of data for use in switching regulators
US6374487B1 (en) * 1998-01-09 2002-04-23 Tessera, Inc. Method of making a connection to a microelectronic element
US6369451B2 (en) * 1998-01-13 2002-04-09 Paul T. Lin Solder balls and columns with stratified underfills on substrate for flip chip joining
US5937320A (en) * 1998-04-08 1999-08-10 International Business Machines Corporation Barrier layers for electroplated SnPb eutectic solder joints
US6445244B1 (en) * 1998-10-30 2002-09-03 Volterra Semiconductor Corporation Current measuring methods
US6756680B2 (en) * 1999-05-10 2004-06-29 International Business Machines Corporation Flip chip C4 extension structure and process
US6372622B1 (en) * 1999-10-26 2002-04-16 Motorola, Inc. Fine pitch bumping with improved device standoff and bump volume
US6400126B1 (en) * 1999-12-30 2002-06-04 Volterra Semiconductor Corporation Switching regulator with multiple power transistor driving voltages
US6278264B1 (en) * 2000-02-04 2001-08-21 Volterra Semiconductor Corporation Flip-chip switching regulator
US6462522B2 (en) * 2000-02-04 2002-10-08 Volterra Semiconductor Corporation Transistor pattern for voltage regulator
US6445169B1 (en) * 2000-12-29 2002-09-03 Volterra Semiconductor Corporation Lag compensating controller having an improved transient response
US6498467B1 (en) * 2001-03-01 2002-12-24 Volterra Semiconductor Corporation Ultra-low-power mode for a voltage regulator
US6820329B2 (en) * 2001-12-14 2004-11-23 Advanced Semiconductor Engineering, Inc. Method of manufacturing multi-chip stacking package
US20030157789A1 (en) * 2002-02-19 2003-08-21 Ho-Ming Tong Bump manufacturing method
US6977396B2 (en) * 2003-02-19 2005-12-20 Lumileds Lighting U.S., Llc High-powered light emitting device with improved thermal properties

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050104222A1 (en) * 2003-10-22 2005-05-19 Jeong Se-Young Flip chip device having supportable bar and mounting structure thereof
US8701973B2 (en) * 2009-02-13 2014-04-22 Senju Metal Industry Co., Ltd. Solder bump formation on a circuit board using a transfer sheet
US20110297433A1 (en) * 2009-02-13 2011-12-08 Senju Metal Industry Co., Ltd. Solder bump formation on a circuit board using a transfer sheet
US20110012213A1 (en) * 2009-07-14 2011-01-20 Honeywell International Inc. Vertical sensor assembly method
US8703543B2 (en) * 2009-07-14 2014-04-22 Honeywell International Inc. Vertical sensor assembly method
US8253420B2 (en) * 2009-12-04 2012-08-28 Volterra Semiconductor Corporation Integrated electrical circuit and test to determine the integrity of a silicon die
US20110133747A1 (en) * 2009-12-04 2011-06-09 Volterra Semiconductor Corporation Integrated electrical circuit and test to determine the integrity of a silicon die
US20120306024A1 (en) * 2010-02-10 2012-12-06 Oliver Hilt Scalable Construction for Lateral Semiconductor Components having High Current-Carrying Capacity
US8901671B2 (en) * 2010-02-10 2014-12-02 Forschungsverbund Berlin E.V. Scalable construction for lateral semiconductor components having high current-carrying capacity
US20160211337A1 (en) * 2010-02-16 2016-07-21 Infineon Technologies Americas Corp. III-Nitride Transistor with Solderable Front Metal
CN103975427A (en) * 2011-10-07 2014-08-06 沃尔泰拉半导体公司 Power management applications of interconnect substrates
US10332827B2 (en) 2011-10-07 2019-06-25 Volterra Semiconductor Corporation Power management application of interconnect substrates
US20150270241A1 (en) * 2014-03-24 2015-09-24 Efficient Power Conversion Corporation Flip chip interconnection with reduced current density
US10090274B2 (en) * 2014-03-24 2018-10-02 Efficient Power Conversion Corporation Flip chip interconnection with reduced current density
DE102016125686A1 (en) * 2016-12-23 2018-06-28 Infineon Technologies Ag A semiconductor device having a dense structure

Also Published As

Publication number Publication date
US8106516B1 (en) 2012-01-31
US8710664B2 (en) 2014-04-29
US20130026638A1 (en) 2013-01-31

Similar Documents

Publication Publication Date Title
US6812573B2 (en) Semiconductor device and method for manufacturing the same
US6924173B2 (en) Semiconductor device and method for the fabrication thereof
US6455408B1 (en) Method for manufacturing semiconductor devices having redistribution patterns with a concave pattern in a bump pad area
US6836023B2 (en) Structure of integrated trace of chip package
US8159074B2 (en) Chip structure
US6011314A (en) Redistribution layer and under bump material structure for converting periphery conductive pads to an array of solder bumps
US7879715B2 (en) Methods of forming electronic structures including conductive shunt layers and related structures
US6459150B1 (en) Electronic substrate having an aperture position through a substrate, conductive pads, and an insulating layer
US6153448A (en) Semiconductor device manufacturing method
US6876061B2 (en) Chip scale surface mount package for semiconductor device and process of fabricating the same
US6555921B2 (en) Semiconductor package
US6235552B1 (en) Chip scale package and method for manufacturing the same using a redistribution substrate
US6573609B2 (en) Microelectronic component with rigid interposer
US7670876B2 (en) Integrated circuit device with embedded passive component by flip-chip connection and method for manufacturing the same
JP3640876B2 (en) Mounting structure of a semiconductor device and a semiconductor device
US7241641B2 (en) Attachment of integrated circuit structures and other substrates to substrates with vias
US7056818B2 (en) Semiconductor device with under bump metallurgy and method for fabricating the same
KR0166967B1 (en) Bump structure of reflow bonding of ic device
US8785250B2 (en) Methods and apparatus for flip-chip-on-lead semiconductor package
US6683380B2 (en) Integrated circuit with bonding layer over active circuitry
US6921980B2 (en) Integrated semiconductor circuit including electronic component connected between different component connection portions
EP1085569A2 (en) Chip scale surface mount packages for semiconductor device and process of fabricating the same
US6656827B1 (en) Electrical performance enhanced wafer level chip scale package with ground
US9780057B2 (en) Semiconductor device and method of forming pad layout for flipchip semiconductor die
US6914332B2 (en) Flip-chip without bumps and polymer for board assembly

Legal Events

Date Code Title Description
AS Assignment

Owner name: VOLTERRA SEMICONDUCTOR CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LACAP, EFREN M.;NARIANI, SUBHASH R.;NICKEL, CHARLES;REEL/FRAME:014447/0295

Effective date: 20030819

STCB Information on status: application discontinuation

Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION