US20040102022A1 - Methods of fabricating integrated circuitry - Google Patents

Methods of fabricating integrated circuitry Download PDF

Info

Publication number
US20040102022A1
US20040102022A1 US10302328 US30232802A US2004102022A1 US 20040102022 A1 US20040102022 A1 US 20040102022A1 US 10302328 US10302328 US 10302328 US 30232802 A US30232802 A US 30232802A US 2004102022 A1 US2004102022 A1 US 2004102022A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
passivation layer
forming
silicone material
method
bond pads
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10302328
Inventor
Tongbi Jiang
Mike Connell
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157Partial encapsulation or coating
    • H01L23/3192Multilayer coating
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers
    • H01L21/314Inorganic layers
    • H01L21/316Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/31604Deposition from a gas or vapour
    • H01L21/31608Deposition of SiO2
    • H01L21/31612Deposition of SiO2 on a silicon body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers
    • H01L21/314Inorganic layers
    • H01L21/318Inorganic layers composed of nitrides
    • H01L21/3185Inorganic layers composed of nitrides of siliconnitrides
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561Batch processing
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Abstract

A substrate including a plurality of integrated circuitry die is fabricated or otherwise provided. The individual die have bond pads. A passivation layer comprising a silicone material is formed over the bond pads. Openings are formed through the silicone material to the bond pads. After the openings are formed, the die are singulated from the substrate. In one implementation, a method of fabricating integrated circuitry includes providing a substrate comprising a plurality of integrated circuitry die. Individual of the die have bond pads. A first blanket passivation layer is formed over the substrate in contact with the bond pads. A different second blanket passivation layer comprising silicone material is formed over the first passivation layer. Openings are formed through the first and second passivation layers to the bond pads. After the openings are formed, the die are singulated from the substrate. Other aspects and implementations are contemplated.

Description

    TECHNICAL FIELD
  • This invention relates to methods of fabricating integrated circuitry. [0001]
  • BACKGROUND OF THE INVENTION
  • Integrated circuitry fabrication typically fabricates multiple discrete integrated circuits or chips over a single substrate. A typical substrate utilized today is a monocrystalline silicon wafer within and upon which integrated circuitry is fabricated. Regardless, at the completion of fabrication, the substrate is cut or otherwise processed to singulate the die into individual integrated circuitry chips/die. Typically, the individual chips/die are mounted and electrically connected with larger circuit boards, lead frames or other substrates which connect or otherwise become a part of some form of larger operable hardware. [0002]
  • In many applications, the individual die as connected/mounted to another substrate are encapsulated in epoxy resin mold materials for fixating and protecting the mounted chip. Typically, the epoxy mold compounds have a much higher thermal coefficient of expansion than that of the typical silicon die and even other substrate materials to which the die are mounted. These differences in thermal coefficients of expansion can result in considerable internal stresses in the ultimately encapsulated device, in some cases leading to circuitry failure. [0003]
  • One manner of overcoming the stress caused by differences in thermal coefficients of expansion includes silicon dioxide filler materials within the mold compound. Typically, the intent and effect is to modify the thermal coefficient of expansion of the pure molding material to better approximate that of the die and other substrate materials. Unfortunately, the hard silicon dioxide particles can create their own problems. Specifically, upon application and cure of the molding material, the silicon dioxide particles can penetrate into the outer passivation layers fabricated on the chip. This can result in the cracking of those layers as well as the material of the integrated circuitry underlying the passivation layers and lead to failure. [0004]
  • While the invention was motivated in addressing the above issues and improving upon the above-described drawbacks, it is in no way so limited. The invention is only limited by the accompanying claims as literally worded (without interpretative or other limiting reference to the above background art description, remaining portions of the specification or the drawings) and in accordance with the doctrine of equivalents. [0005]
  • SUMMARY
  • The invention includes methods of fabricating integrated circuitry. In one implementation, a substrate comprising a plurality of integrated circuitry die is provided. The individual die have bond pads. A passivation layer comprising a silicone material is formed over the bond pads. Openings are formed through the silicone material to the bond pads. After the openings are formed, the die are singulated from the substrate. [0006]
  • In one implementation, a method of fabricating integrated circuitry includes providing a substrate comprising a plurality of integrated circuitry die. Individual of the die have bond pads. A first blanket passivation layer is formed over the substrate in contact with the bond pads. A different second blanket passivation layer comprising silicone material is formed over the first passivation layer. Openings are formed through the first and second passivation layers to the bond pads. After the openings are formed, the die are singulated from the substrate. [0007]
  • Other aspects and implementations are contemplated. [0008]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • Preferred embodiments of the invention are described below with reference to the following accompanying drawings. [0009]
  • FIG. 1 is a diagrammatic top view of an exemplary substrate at a processing step in accordance with an aspect of the invention. [0010]
  • FIG. 2 is a diagrammatic sectional view taken through line [0011] 2-2 in FIG. 1.
  • FIG. 3 is a view of the FIG. 2 substrate at a processing step subsequent to that shown by FIG. 2. [0012]
  • FIG. 4 is a view of the FIG. 3 substrate at a processing step subsequent to that shown by FIG. 3. [0013]
  • FIG. 5 is a view of the FIG. 4 substrate at a processing step subsequent to that shown by FIG. 4. [0014]
  • FIG. 6 is a view of the FIG. 5 substrate at a processing step subsequent to that shown by FIG. 5. [0015]
  • FIG. 7 is a view of the FIG. 6 substrate at a processing step subsequent to that shown by FIG. 6. [0016]
  • FIG. 8 is a view of the FIG. 7 substrate at a processing step subsequent to that shown by FIG. 7. [0017]
  • FIG. 9 is an alternate embodiment of the FIG. 5 substrate at a processing stop subsequent to that depicted by FIG. 5. [0018]
  • FIG. 10 is a view of the FIG. 9 substrate at a processing step subsequent to that shown by FIG. 9. [0019]
  • FIG. 11 is an alternate embodiment of the FIG. 4 substrate at a processing stop subsequent to that depicted by FIG. 4. [0020]
  • FIG. 12 is a view of the FIG. 11 substrate at a processing step subsequent to that shown by FIG. 11. [0021]
  • FIG. 13 is a view of the FIG. 12 substrate at a processing step subsequent to that shown by FIG. 12. [0022]
  • FIG. 14 is a view of the FIG. 8 substrate at a processing step subsequent to that shown by FIG. 8. [0023]
  • FIG. 15 is a view of the FIG. 14 substrate at a processing step subsequent to that shown by FIG. 14. [0024]
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8). [0025]
  • In accordance with aspects of the invention, and by way of example only, preferred methodical embodiments are described with reference to FIGS. [0026] 1-12. The illustrated relationships between the various layers and die are exaggerated in the figures for clarity, and are only diagrammatic depictions thereof. Referring initially to FIGS. 1 and 2, a substrate in the form of a semiconductor wafer is indicated generally with reference numeral 10. In the context of this document, the term “semiconductor substrate” or “semiconductive substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductive substrates described above. Substrate 10 has been processed to include a plurality of integrated circuitry die 12. Such have been fabricated to include a plurality of bond pads 14 which will be utilized ultimately in electrically connecting the integrated circuitry of the die with external components.
  • Referring to FIG. 3, an exemplary first passivation layer [0027] 16 is formed over substrate 10 and in contact with bond pads 14. An exemplary preferred material is undoped silicon dioxide, for example deposited by decomposition of tetraethylorthosilicate (TEOS). In one preferred embodiment, first passivation layer 16 consists essentially of silicon dioxide. By way of example only, a thickness range for layer 16 is from 5,000 Angstroms to 10,000 Angstroms.
  • Referring to FIG. 4, another passivation layer [0028] 18 is formed over and on (meaning in contact with) first passivation layer 16. An exemplary material for layer 18 is silicon nitride, with layer 18 consisting essentially of silicon nitride in one preferred embodiment. An exemplary preferred thickness range for layer 18 is from 0.2 micron to 5 microns.
  • Referring to FIG. 5, another passivation layer [0029] 20 is formed over and on passivation layer 18. A preferred material is polyimide, with an exemplary preferred thickness range being from 1 micron to 10 microns.
  • Referring to FIG. 6, a passivation layer [0030] 22 comprising one or more silicone materials is formed over and on passivation layer 20. Layer 22 is most preferably formed to have a Young's modulus of no greater than 9.0 GPa. Exemplary preferred silicone materials include those available from Dow Corning of Auburn, Mich. for example the Dow Corning MXX-P family of silicones, with M300-P from such family being one specific example. An exemplary such layer can act as a stress buffer and preclude silica or other particles within molding compounds or other materials from cracking layers and other material therebeneath.
  • Referring to FIG. 7, a photoresist layer [0031] 24 has been formed over passivation layer 22 comprising silicone material. A series of openings 26 have been formed therein over bond pads 14. Referring to FIG. 8, openings 26 have been extended through passivation layers 22, 20, 18 and 16 to expose bond pads 14. Photoresist layer 24 would then be completely removed from the substrate. An exemplary dry chemistry for etching through the silicone material and polyimide material would be 02 plasma. Such would also typically etch photoresist, which would warrant making the photoresist layer sufficiently thick to complete etching through the silicone material and the polyimide before the photoresist was etched completely away. Silicon dioxide and silicon nitride can be etched using CF4 and CHF3 chemistries.
  • Such provides but one example of forming openings through the passivation layer [0032] 22 comprising silicone material to the bond pads, with such method utilizing photolithography and etch employing a photoresist that is completely removed from the substrate prior to the singulating of the die from the substrate. FIG. 9 illustrates an alternate embodiment processing with respect to a substrate 10 a. Like numerals from the first described embodiment are utilized where appropriate, with differences being indicated with the suffix “a” or with different numerals. In FIG. 9, a passivation layer 22 a comprising a silicone material is formed to be inherently photoimageable. An example preferred photoimageable silicone material for passivation layer 22 a is the same M300-P material referred to above. Such can enable the fabrication of the substrate using photolithography without using a separate photoresist material which is ultimately removed from the substrate. FIG. 9 depicts exemplary alternate processing to that depicted by FIG. 8, whereby passivation layer 22 a has been photopatterned, for example utilizing a mask, with suitable actinic energy effective to change the solubility in a solvent of selected regions of the passivation layer which are received over bond pads 14. FIG. 9 depicts such substrate as having been exposed to a suitable developing solvent effective to remove the selected regions from over the bond pads, thereby forming exemplary openings 26 therein/in place thereof. Accordingly, if desired, such processing can be essentially identical to that of FIG. 7, but void of any photoresist layer over passivation layer 22 a.
  • Referring to FIG. 10, the removed selected regions of passivation layer [0033] 22 a have been etched through, utilizing layer 22 a as a mask, layers 20, 18 and 16 to expose bond pads 14. Again and preferably, such can be conducted without any use of photoresist over layer 22 a.
  • The above depicts but two example of forming openings through silicone material containing passivation layer [0034] 22 to bond pads 14, with each utilizing photolithography and etch. However, other methods utilizing photolithography and etch, as well as methods not utilizing photolithography and etch, are also contemplated, and whether existing or yet-to-be developed. Further, the above exemplary processing forms the passivation layer comprising silicone material over one or more other passivation layers, for example those comprising polyimide and silicon nitride. One or both of the polyimide or silicon nitride layers might be eliminated, or one or more other layers substituted therefor. The same applies with respect to the preferred embodiment undoped silicon dioxide passivation layer 16. Further, the orders of any of the above layers could be switched or otherwise modified, with the embodiment in the initially described order being but one preferred example. Further but less preferred, the passivation layer comprising the silicone material might be fabricated to be other than the outermost layer. Also in the depicted and preferred embodiments, the passivation layer comprising silicone material is formed such that it is not in contact with bond pads 14, although such could be fabricated to be in contact with bond pads 14.
  • FIG. 11 illustrates an alternate embodiment processing with respect to a substrate [0035] 10 b. Like numerals from the first described embodiments are utilized where appropriate, with differences being indicated with the suffix “b” or with different numerals. FIG. 11 illustrates processing subsequent to that of FIG. 4 whereby openings 50 have been formed through layers 18 and 16 to bond pads 14. Such could be by photolithographic and etch manners, or by any other means whether existing of yet-to-be-developed.
  • Referring to FIG. 12, a polyimide comprising passivation layer [0036] 20 b is formed over passivation layers 16 and 18 to within openings 50. Silicone material comprising passivation layer 22 is formed thereover.
  • Referring to FIG. 13, openings [0037] 26 are formed to bond pads 14. Again, such could be by photolithographic and etch manners, or by any other means whether existing of yet-to-be-developed.
  • Referring to FIG. 14, die [0038] 12 have been singulated from substrate 10/10 a/10 b. Such as singulated die comprise at least some outermost layer, i.e., layer 22/22 a, which predominately comprises the passivation layer having the silicone material. Alternately, the substrate might be fabricated such that the illustrated uppermost/outermost layer does not predominately comprise the passivation layer containing silicone material. Regardless if desired, such can be mounted or otherwise provided with respect to other substrates, and wire or other bond connections made through the illustrated openings to the bond pads.
  • Referring to FIG. 15, an exemplary additional substrate [0039] 40 is shown bonded to die 12 using a resin 42 containing solid particles 44. Such provides but one example of contacting the passivation layer comprising silicone material with a silica particle containing resin, in but one exemplary preferred embodiment.
  • In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents. [0040]

Claims (37)

  1. 1. A method of fabricating integrated circuitry comprising:
    providing a substrate comprising a plurality of integrated circuitry die, individual of the die having bond pads;
    forming a passivation layer comprising a silicone material over the bond pads;
    forming openings through the silicone material to the bond pads; and
    after forming the openings, singulating the die from the substrate.
  2. 2. The method of claim 1 comprising forming the passivation layer comprising silicone material to have a Young's modulus of no greater than 9.0 GPa.
  3. 3. The method of claim 1 wherein the forming of openings comprises photolithography and etch utilizing photoresist that is completely removed from the substrate prior to the singulating.
  4. 4. The method of claim 1 wherein the forming of openings comprises photolithography and etch utilizing a photosensitive substance that comprises a part of the singulated die.
  5. 5. The method of claim 1 wherein the passivation layer comprising silicone material is not formed in contact with the bond pads.
  6. 6. The method of claim 1 comprising after the singulating, contacting the passivation layer comprising silicone material with a solid particle containing resin.
  7. 7. The method of claim 1 comprising forming the passivation layer comprising silicone material over a passivation layer comprising polyimide.
  8. 8. The method of claim 1 comprising forming the passivation layer comprising silicone material on a passivation layer consisting essentially of polyimide.
  9. 9. The method of claim 1 comprising forming the passivation layer comprising silicone material over a passivation layer comprising silicon nitride.
  10. 10. The method of claim 1 comprising forming the passivation layer comprising silicone material on a passivation layer consisting essentially of silicon nitride.
  11. 11. The method of claim 1 wherein the die as singulated from the substrate comprise an outermost layer predominately comprising the passivation layer comprising silicone material.
  12. 12. The method of claim 1 comprising forming the passivation layer comprising silicone material over another passivation layer, and forming openings to the bond pads through the another passivation layer prior to forming the passivation layer comprising silicone material.
  13. 13. The method of claim 1 comprising forming a silicon dioxide comprising passivation layer over the bond pads;
    forming a silicon nitride comprising passivation layer over the silicon dioxide comprising passivation layer;
    forming openings through the passivation layer comprising silicon nitride and through the passivation layer comprising silicon dioxide to the bond pads;
    forming a passivation layer comprising polyimide over the passivation layer comprising silicon nitride and to within the openings formed through the passivation layer comprising silicon nitride and the passivation layer comprising silicon dioxide;
    the passivation layer comprising silicone material being formed over the passivation layer comprising polyimide; and
    the openings through the silicone material to the bond pads also being formed through the passivation layer comprising polyimide.
  14. 14. A method of fabricating integrated circuitry comprising:
    providing a substrate comprising a plurality of integrated circuitry die, individual of the die having bond pads;
    forming a passivation layer comprising a photoimageable silicone material over the plurality of die;
    photopatterning the passivation layer comprising a photoimageable silicone material with actinic energy effective to change solubility in a solvent of selected regions of the passivation layer which are received over the bond pads;
    exposing the photopatterned passivation layer to the solvent effective to remove the selected regions from over the bond pads; and
    after the exposing, singulating the die from the substrate.
  15. 15. The method of claim 14 wherein the photopatterning is void of any photoresist layer received over the passivation layer comprising photoimageable silicone material.
  16. 16. The method of claim 14 comprising:
    providing at least one additional passivation layer intermediate the passivation layer comprising photoimageable silicone; and
    after the exposing and before the singulating, etching the at least one additional passivation layer through the removed selected regions using the passivation layer comprising photoimageable silicone material as a mask and effective to expose the bond pads.
  17. 17. The method of claim 16 wherein the photopatterning is void of any photoresist layer received over the passivation layer comprising photoimageable silicone material, and the etching is void of any photoresist layer received over the passivation layer comprising photoimageable silicone material.
  18. 18. The method of claim 14 comprising after the singulating, contacting the passivation layer comprising silicone material with a solid particle containing resin.
  19. 19. The method of claim 14 comprising forming the passivation layer comprising silicone material to have a Young's modulus of no greater than 9.0 GPa.
  20. 20. The method of claim 14 wherein the passivation layer comprising silicone material is not formed in contact with the bond pads.
  21. 21. The method of claim 14 comprising forming the passivation layer comprising silicone material over a passivation layer comprising polyimide.
  22. 22. The method of claim 14 comprising forming the passivation layer comprising silicone material on a passivation layer consisting essentially of polyimide.
  23. 23. The method of claim 14 comprising forming the passivation layer comprising silicone material over a passivation layer comprising silicon nitride.
  24. 24. The method of claim 14 comprising forming the passivation layer comprising silicone material on a passivation layer consisting essentially of silicon nitride.
  25. 25. The method of claim 14 wherein the die as singulated from the substrate comprise an outermost layer predominately comprising the passivation layer comprising silicone material.
  26. 26. The method of claim 14 comprising forming the passivation layer comprising silicone material over another passivation layer, and forming openings to the bond pads through the another passivation layer prior to forming the passivation layer comprising silicone material.
  27. 27. The method of claim 14 comprising forming a silicon dioxide comprising passivation layer over the bond pads;
    forming a silicon nitride comprising passivation layer over the silicon dioxide comprising passivation layer;
    forming openings through the passivation layer comprising silicon nitride and through the passivation layer comprising silicon dioxide to the bond pads;
    forming a passivation layer comprising polyimide over the passivation layer comprising silicon nitride and to within the openings formed through the passivation layer comprising silicon nitride and the passivation layer comprising silicon dioxide;
    the passivation layer comprising silicone material being formed over the passivation layer comprising polyimide; and
    the openings through the silicone material to the bond pads also being formed through the passivation layer comprising polyimide.
  28. 28. A method of fabricating integrated circuitry comprising:
    providing a substrate comprising a plurality of integrated circuitry die, individual of the die having bond pads;
    forming a first blanket passivation layer over the substrate in contact with the bond pads;
    forming a different second blanket passivation layer comprising a silicone material over the first passivation layer;
    forming openings through the first and second passivation layers to the bond pads; and
    after forming the openings, singulating the die from the substrate.
  29. 29. The method of claim 28 wherein the first passivation layer consists essentially of silicon dioxide.
  30. 30. The method of claim 28 wherein the second passivation layer is formed on the first passivation layer.
  31. 31. The method of claim 28 wherein at least one different additional passivation layer is formed over the first passivation layer prior to forming the different second passivation layer, and such that the different second passivation layer is not formed on the first passivation layer.
  32. 32. The method of claim 28 wherein at least two different additional passivation layers are formed over the first passivation layer prior to forming the different second passivation layer, and such that the different second passivation layer is not formed on the first passivation layer.
  33. 33. The method of claim 28 wherein the different second passivation layer is of a photoimageable composition, and the openings are formed by photolithography and etch which are void of any photoresist layer received over the passivation layer comprising photoimageable silicone material.
  34. 34. The method of claim 28 comprising forming the second passivation layer comprising silicone material to have a Young's modulus of no greater than 9.0 GPa.
  35. 35. The method of claim 28 comprising after the singulating, contacting the second passivation layer comprising silicone material with a solid particle containing resin.
  36. 36. The method of claim 28 wherein the die as singulated from the substrate comprise an outermost layer predominately comprising the second passivation layer comprising silicone material.
  37. 37. The method of claim 28 comprising forming the first passivation layer over another passivation layer, and forming openings to the bond pads through the another passivation layer prior to forming the first passivation layer.
US10302328 2002-11-22 2002-11-22 Methods of fabricating integrated circuitry Abandoned US20040102022A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10302328 US20040102022A1 (en) 2002-11-22 2002-11-22 Methods of fabricating integrated circuitry

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10302328 US20040102022A1 (en) 2002-11-22 2002-11-22 Methods of fabricating integrated circuitry
US11243925 US8461685B2 (en) 2002-11-22 2005-10-04 Substrate comprising a plurality of integrated circuitry die, and a substrate
US11246755 US7078267B2 (en) 2002-11-22 2005-10-07 Methods of fabricating integrated circuitry

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US11243925 Continuation US8461685B2 (en) 2002-11-22 2005-10-04 Substrate comprising a plurality of integrated circuitry die, and a substrate
US11246755 Continuation US7078267B2 (en) 2002-11-22 2005-10-07 Methods of fabricating integrated circuitry

Publications (1)

Publication Number Publication Date
US20040102022A1 true true US20040102022A1 (en) 2004-05-27

Family

ID=32324742

Family Applications (3)

Application Number Title Priority Date Filing Date
US10302328 Abandoned US20040102022A1 (en) 2002-11-22 2002-11-22 Methods of fabricating integrated circuitry
US11243925 Active 2026-03-28 US8461685B2 (en) 2002-11-22 2005-10-04 Substrate comprising a plurality of integrated circuitry die, and a substrate
US11246755 Active US7078267B2 (en) 2002-11-22 2005-10-07 Methods of fabricating integrated circuitry

Family Applications After (2)

Application Number Title Priority Date Filing Date
US11243925 Active 2026-03-28 US8461685B2 (en) 2002-11-22 2005-10-04 Substrate comprising a plurality of integrated circuitry die, and a substrate
US11246755 Active US7078267B2 (en) 2002-11-22 2005-10-07 Methods of fabricating integrated circuitry

Country Status (1)

Country Link
US (3) US20040102022A1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050145994A1 (en) * 2004-01-06 2005-07-07 International Business Machines Corporation Compliant passivated edge seal for low-k interconnect structures
WO2007145711A1 (en) * 2006-06-05 2007-12-21 Dow Corning Corporation Electronic package and method of preparing same
US20150111320A1 (en) * 2008-09-29 2015-04-23 Sol Chip, Ltd. Integrated circuit combination of a target integrated circuit and a plurality of photovoltaic cells connected thereto using the top conductive layer
US9379265B2 (en) 2008-09-29 2016-06-28 Sol Chip Ltd. Integrated circuit combination of a target integrated circuit, photovoltaic cells and light sensitive diodes connected to enable a self-sufficient light detector device

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10323007B4 (en) * 2003-05-21 2005-10-20 Infineon Technologies Ag A semiconductor device
US8859396B2 (en) 2007-08-07 2014-10-14 Semiconductor Components Industries, Llc Semiconductor die singulation method
US8012857B2 (en) * 2007-08-07 2011-09-06 Semiconductor Components Industries, Llc Semiconductor die singulation method
US7989319B2 (en) * 2007-08-07 2011-08-02 Semiconductor Components Industries, Llc Semiconductor die singulation method
US7781310B2 (en) * 2007-08-07 2010-08-24 Semiconductor Components Industries, Llc Semiconductor die singulation method
US9165833B2 (en) 2010-01-18 2015-10-20 Semiconductor Components Industries, Llc Method of forming a semiconductor die
US9299664B2 (en) 2010-01-18 2016-03-29 Semiconductor Components Industries, Llc Method of forming an EM protected semiconductor die
US8384231B2 (en) * 2010-01-18 2013-02-26 Semiconductor Components Industries, Llc Method of forming a semiconductor die
US8409926B2 (en) 2010-03-09 2013-04-02 Stats Chippac, Ltd. Semiconductor device and method of forming insulating layer around semiconductor die
US8430482B2 (en) 2010-09-29 2013-04-30 Lexmark International, Inc. Singulating ejection chips for micro-fluid applications
US9177862B2 (en) * 2011-12-28 2015-11-03 Xintec Inc. Semiconductor stack structure and fabrication method thereof
US9484260B2 (en) 2012-11-07 2016-11-01 Semiconductor Components Industries, Llc Heated carrier substrate semiconductor die singulation method
US9136173B2 (en) 2012-11-07 2015-09-15 Semiconductor Components Industries, Llc Singulation method for semiconductor die having a layer of material along one major surface
US9418894B2 (en) 2014-03-21 2016-08-16 Semiconductor Components Industries, Llc Electronic die singulation method
US9385041B2 (en) 2014-08-26 2016-07-05 Semiconductor Components Industries, Llc Method for insulating singulated electronic die

Citations (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4328262A (en) * 1979-07-31 1982-05-04 Fujitsu Limited Method of manufacturing semiconductor devices having photoresist film as a permanent layer
US4505029A (en) * 1981-03-23 1985-03-19 General Electric Company Semiconductor device with built-up low resistance contact
US4982265A (en) * 1987-06-24 1991-01-01 Hitachi, Ltd. Semiconductor integrated circuit device and method of manufacturing the same
US5013689A (en) * 1985-08-14 1991-05-07 Mitsubishi Denki Kabushiki Kaisha Method of forming a passivation film
US5136364A (en) * 1991-06-12 1992-08-04 National Semiconductor Corporation Semiconductor die sealing
US5171716A (en) * 1986-12-19 1992-12-15 North American Philips Corp. Method of manufacturing semiconductor device with reduced packaging stress
US5180691A (en) * 1991-01-31 1993-01-19 Mitsubishi Denki Kabushiki Kaisha Method of manufacturing a semiconductor device sealed with molding resin employing a stress buffering film of silicone
US5287003A (en) * 1991-02-26 1994-02-15 U.S. Philips Corporation Resin-encapsulated semiconductor device having a passivation reinforcement hard polyimide film
US5406117A (en) * 1993-12-09 1995-04-11 Dlugokecki; Joseph J. Radiation shielding for integrated circuit devices using reconstructed plastic packages
US5563102A (en) * 1993-02-26 1996-10-08 Dow Corning Corporation Method of sealing integrated circuits
US5600151A (en) * 1995-02-13 1997-02-04 Mitsubishi Denki Kabushiki Kaisha Semiconductor device comprising a semiconductor substrate, an element formed thereon, and a stress-buffering film made of a silicone ladder resin
US5693565A (en) * 1996-07-15 1997-12-02 Dow Corning Corporation Semiconductor chips suitable for known good die testing
US5825078A (en) * 1992-09-23 1998-10-20 Dow Corning Corporation Hermetic protection for integrated circuits
US5834844A (en) * 1995-03-24 1998-11-10 Shinko Electric Industries Co., Ltd. Semiconductor device having an element with circuit pattern thereon
US5888846A (en) * 1997-05-29 1999-03-30 Kabushiki Kaisha Kobe Seiko Sho Method for microfabricating diamond
US6075290A (en) * 1998-02-26 2000-06-13 National Semiconductor Corporation Surface mount die: wafer level chip-scale package and process for making the same
US6127099A (en) * 1995-04-24 2000-10-03 Nec Corporation Method of producing a semiconductor device
US6143668A (en) * 1997-09-30 2000-11-07 Intel Corporation KLXX technology with integrated passivation process, probe geometry and probing process
US6313044B1 (en) * 1998-10-29 2001-11-06 Hyundai Electronics Industries Co., Ltd. Methods for forming a spin-on-glass layer
US6383893B1 (en) * 2000-12-28 2002-05-07 International Business Machines Corporation Method of forming a crack stop structure and diffusion barrier in integrated circuits
US6388337B1 (en) * 1999-03-04 2002-05-14 International Business Machines Corporation Post-processing a completed semiconductor device
US6410414B1 (en) * 1998-12-28 2002-06-25 Samsung Electronics Co., Ltd. Method for fabricating a semiconductor device
US6492200B1 (en) * 1998-06-12 2002-12-10 Hyundai Electronics Industries Co., Inc. Semiconductor chip package and fabrication method thereof
US6501014B1 (en) * 1999-10-08 2002-12-31 Tdk Corporation Coated article and solar battery module
US20030082925A1 (en) * 2000-03-06 2003-05-01 Yasuhiro Yano Resin composition, heat-resistant resin paste and semiconductor device using them and method for manufacture thereof
US6576990B2 (en) * 1995-04-03 2003-06-10 Aptek Industries, Inc. Stress-free silicon wafer and a die or chip made therefrom and method
US6586276B2 (en) * 2001-07-11 2003-07-01 Intel Corporation Method for fabricating a microelectronic device using wafer-level adhesion layer deposition
US6586323B1 (en) * 2000-09-18 2003-07-01 Taiwan Semiconductor Manufacturing Company Method for dual-layer polyimide processing on bumping technology
US6617674B2 (en) * 2001-02-20 2003-09-09 Dow Corning Corporation Semiconductor package and method of preparing same
US6696317B1 (en) * 1999-11-04 2004-02-24 Nec Electronics Corporation Method of manufacturing a flip-chip semiconductor device with a stress-absorbing layer made of thermosetting resin
US6743664B2 (en) * 2000-03-29 2004-06-01 Intel Corporation Flip-chip on flex for high performance packaging applications
US6887771B2 (en) * 2002-02-26 2005-05-03 Seiko Epson Corporation Semiconductor device and method for fabricating the same

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2597396B2 (en) 1988-12-21 1997-04-02 ローム株式会社 The pattern forming method of the silicone rubber film
JP2712618B2 (en) 1989-09-08 1998-02-16 三菱電機株式会社 Resin-sealed semiconductor device
JP2593965B2 (en) * 1991-01-29 1997-03-26 三菱電機株式会社 Semiconductor device
JPH05214549A (en) * 1992-02-05 1993-08-24 Murata Mfg Co Ltd Formation of bismuth electroless-plating film and bismuth electroless plating bath
WO1994001284A1 (en) * 1992-07-03 1994-01-20 Citizen Watch Co., Ltd. Ink jet head
JP3444670B2 (en) * 1993-12-28 2003-09-08 水澤化学工業株式会社 Method for producing a particulate amorphous silica
US6646354B2 (en) 1997-08-22 2003-11-11 Micron Technology, Inc. Adhesive composition and methods for use in packaging applications
US6097087A (en) 1997-10-31 2000-08-01 Micron Technology, Inc. Semiconductor package including flex circuit, interconnects and dense array external contacts
US6329709B1 (en) 1998-05-11 2001-12-11 Micron Technology, Inc. Interconnections for a semiconductor device
US6451624B1 (en) 1998-06-05 2002-09-17 Micron Technology, Inc. Stackable semiconductor package having conductive layer and insulating layers and method of fabrication
US6274224B1 (en) * 1999-02-01 2001-08-14 3M Innovative Properties Company Passive electrical article, circuit articles thereof, and circuit articles comprising a passive electrical article
US6539624B1 (en) 1999-03-27 2003-04-01 Industrial Technology Research Institute Method for forming wafer level package
JP2000332165A (en) 1999-05-17 2000-11-30 Fujitsu Ltd Resin composition for sealing semiconductor and semiconductor device employing it
US6821827B2 (en) 1999-12-28 2004-11-23 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device
US6362531B1 (en) * 2000-05-04 2002-03-26 International Business Machines Corporation Recessed bond pad
US6717245B1 (en) 2000-06-02 2004-04-06 Micron Technology, Inc. Chip scale packages performed by wafer level processing
US6548764B1 (en) 2000-06-07 2003-04-15 Micron Technology, Inc. Semiconductor packages and methods for making the same
JP3491827B2 (en) * 2000-07-25 2004-01-26 関西日本電気株式会社 Semiconductor device and manufacturing method thereof
US6724075B2 (en) 2001-08-07 2004-04-20 Advanced Semiconductor Engineering, Inc. Semiconductor chip package and manufacturing method thereof
US7064447B2 (en) 2001-08-10 2006-06-20 Micron Technology, Inc. Bond pad structure comprising multiple bond pads with metal overlap
US6896760B1 (en) 2002-01-16 2005-05-24 Micron Technology, Inc. Fabrication of stacked microelectronic devices
US6940177B2 (en) 2002-05-16 2005-09-06 Dow Corning Corporation Semiconductor package and method of preparing same
US7138711B2 (en) 2002-06-17 2006-11-21 Micron Technology, Inc. Intrinsic thermal enhancement for FBGA package
US6803303B1 (en) * 2002-07-11 2004-10-12 Micron Technology, Inc. Method of fabricating semiconductor component having encapsulated, bonded, interconnect contacts
US6783692B2 (en) 2002-10-17 2004-08-31 Dow Corning Corporation Heat softening thermally conductive compositions and methods for their preparation

Patent Citations (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4328262A (en) * 1979-07-31 1982-05-04 Fujitsu Limited Method of manufacturing semiconductor devices having photoresist film as a permanent layer
US4505029A (en) * 1981-03-23 1985-03-19 General Electric Company Semiconductor device with built-up low resistance contact
US5013689A (en) * 1985-08-14 1991-05-07 Mitsubishi Denki Kabushiki Kaisha Method of forming a passivation film
US5171716A (en) * 1986-12-19 1992-12-15 North American Philips Corp. Method of manufacturing semiconductor device with reduced packaging stress
US4982265A (en) * 1987-06-24 1991-01-01 Hitachi, Ltd. Semiconductor integrated circuit device and method of manufacturing the same
US5180691A (en) * 1991-01-31 1993-01-19 Mitsubishi Denki Kabushiki Kaisha Method of manufacturing a semiconductor device sealed with molding resin employing a stress buffering film of silicone
US5287003A (en) * 1991-02-26 1994-02-15 U.S. Philips Corporation Resin-encapsulated semiconductor device having a passivation reinforcement hard polyimide film
US5136364A (en) * 1991-06-12 1992-08-04 National Semiconductor Corporation Semiconductor die sealing
US5825078A (en) * 1992-09-23 1998-10-20 Dow Corning Corporation Hermetic protection for integrated circuits
US5563102A (en) * 1993-02-26 1996-10-08 Dow Corning Corporation Method of sealing integrated circuits
US5406117A (en) * 1993-12-09 1995-04-11 Dlugokecki; Joseph J. Radiation shielding for integrated circuit devices using reconstructed plastic packages
US5600151A (en) * 1995-02-13 1997-02-04 Mitsubishi Denki Kabushiki Kaisha Semiconductor device comprising a semiconductor substrate, an element formed thereon, and a stress-buffering film made of a silicone ladder resin
US5834844A (en) * 1995-03-24 1998-11-10 Shinko Electric Industries Co., Ltd. Semiconductor device having an element with circuit pattern thereon
US6576990B2 (en) * 1995-04-03 2003-06-10 Aptek Industries, Inc. Stress-free silicon wafer and a die or chip made therefrom and method
US6127099A (en) * 1995-04-24 2000-10-03 Nec Corporation Method of producing a semiconductor device
US5693565A (en) * 1996-07-15 1997-12-02 Dow Corning Corporation Semiconductor chips suitable for known good die testing
US5888846A (en) * 1997-05-29 1999-03-30 Kabushiki Kaisha Kobe Seiko Sho Method for microfabricating diamond
US6143668A (en) * 1997-09-30 2000-11-07 Intel Corporation KLXX technology with integrated passivation process, probe geometry and probing process
US6075290A (en) * 1998-02-26 2000-06-13 National Semiconductor Corporation Surface mount die: wafer level chip-scale package and process for making the same
US6492200B1 (en) * 1998-06-12 2002-12-10 Hyundai Electronics Industries Co., Inc. Semiconductor chip package and fabrication method thereof
US6313044B1 (en) * 1998-10-29 2001-11-06 Hyundai Electronics Industries Co., Ltd. Methods for forming a spin-on-glass layer
US6410414B1 (en) * 1998-12-28 2002-06-25 Samsung Electronics Co., Ltd. Method for fabricating a semiconductor device
US6388337B1 (en) * 1999-03-04 2002-05-14 International Business Machines Corporation Post-processing a completed semiconductor device
US6501014B1 (en) * 1999-10-08 2002-12-31 Tdk Corporation Coated article and solar battery module
US6696317B1 (en) * 1999-11-04 2004-02-24 Nec Electronics Corporation Method of manufacturing a flip-chip semiconductor device with a stress-absorbing layer made of thermosetting resin
US20030082925A1 (en) * 2000-03-06 2003-05-01 Yasuhiro Yano Resin composition, heat-resistant resin paste and semiconductor device using them and method for manufacture thereof
US6743664B2 (en) * 2000-03-29 2004-06-01 Intel Corporation Flip-chip on flex for high performance packaging applications
US6586323B1 (en) * 2000-09-18 2003-07-01 Taiwan Semiconductor Manufacturing Company Method for dual-layer polyimide processing on bumping technology
US6383893B1 (en) * 2000-12-28 2002-05-07 International Business Machines Corporation Method of forming a crack stop structure and diffusion barrier in integrated circuits
US6617674B2 (en) * 2001-02-20 2003-09-09 Dow Corning Corporation Semiconductor package and method of preparing same
US6586276B2 (en) * 2001-07-11 2003-07-01 Intel Corporation Method for fabricating a microelectronic device using wafer-level adhesion layer deposition
US6887771B2 (en) * 2002-02-26 2005-05-03 Seiko Epson Corporation Semiconductor device and method for fabricating the same

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050145994A1 (en) * 2004-01-06 2005-07-07 International Business Machines Corporation Compliant passivated edge seal for low-k interconnect structures
US7098544B2 (en) * 2004-01-06 2006-08-29 International Business Machines Corporation Edge seal for integrated circuit chips
US20060281224A1 (en) * 2004-01-06 2006-12-14 International Business Machines Corporation Compliant passivated edge seal for low-k interconnect structures
US7273770B2 (en) 2004-01-06 2007-09-25 International Business Machines Corporation Compliant passivated edge seal for low-k interconnect structures
WO2007145711A1 (en) * 2006-06-05 2007-12-21 Dow Corning Corporation Electronic package and method of preparing same
US20150111320A1 (en) * 2008-09-29 2015-04-23 Sol Chip, Ltd. Integrated circuit combination of a target integrated circuit and a plurality of photovoltaic cells connected thereto using the top conductive layer
US9379265B2 (en) 2008-09-29 2016-06-28 Sol Chip Ltd. Integrated circuit combination of a target integrated circuit, photovoltaic cells and light sensitive diodes connected to enable a self-sufficient light detector device
US9698299B2 (en) * 2008-09-29 2017-07-04 Sol Chip Ltd. Integrated circuit combination of a target integrated circuit and a plurality of thin film photovoltaic cells connected thereto using a conductive path

Also Published As

Publication number Publication date Type
US20060030078A1 (en) 2006-02-09 application
US8461685B2 (en) 2013-06-11 grant
US20060030077A1 (en) 2006-02-09 application
US7078267B2 (en) 2006-07-18 grant

Similar Documents

Publication Publication Date Title
US6586276B2 (en) Method for fabricating a microelectronic device using wafer-level adhesion layer deposition
US6908841B2 (en) Support structures for wirebond regions of contact pads over low modulus materials
US6607970B1 (en) Semiconductor device and method of manufacturing the same
US7671460B2 (en) Buried via technology for three dimensional integrated circuits
US20020043700A1 (en) Semiconductor device and method for manufacturing the same
US5792705A (en) Optimized planarization process for SOG filled vias
US20060151870A1 (en) Semiconductor device, wiring substrate, and method for manufacturing wiring substrate
US6525415B2 (en) Three-dimensional semiconductor integrated circuit apparatus and manufacturing method therefor
US6107674A (en) Isolated multi-chip devices
US6809421B1 (en) Multichip semiconductor device, chip therefor and method of formation thereof
US5064781A (en) Method of fabricating integrated silicon and non-silicon semiconductor devices
US20050093158A1 (en) Self-patterning of photo-active dielectric materials for interconnect isolation
US20080164574A1 (en) Integrated circuits with conductive features in through holes passing through other conductive features and through a semiconductor substrate
US5926732A (en) Method of making a semiconductor device
US7425464B2 (en) Semiconductor device packaging
US5640049A (en) Metal interconnect structures for use with integrated circuit devices to form integrated circuit structures
US20050067680A1 (en) Castellated chip-scale packages and methods for fabricating the same
US5949144A (en) Pre-bond cavity air bridge
US20010042902A1 (en) Semiconductor device and method of manufacturing the same
US20030015781A1 (en) Method of using foamed insulators in three dimensional multichip structures
US20060141750A1 (en) Semiconductor integrated device and method for manufacturing same
US20090243097A1 (en) Semiconductor device having low dielectric constant film and manufacturing method thereof
US20070176292A1 (en) Bonding pad structure
US20110169139A1 (en) Chip package and fabrication method thereof
US6559029B2 (en) Method of fabricating semiconductor device having trench isolation structure

Legal Events

Date Code Title Description
AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JIANG, TONGBI;CONNELL, MIKE;REEL/FRAME:013519/0499

Effective date: 20021120